

# **INTERFACE:** Data Transmission Databook

Special Interface LVDS Technology Line Drivers and Receivers

Introducing Low Voltage Differential



Following is the most current list of National Semiconductor Corporation's Irademarks and regis

ProcessorTM E-Z-LINKIM ASPECTIM

# INTERFACE: **DATA TRANSMISSION**

DATABOOK

BLXTM BMACTM

> PSI or CDDTM

# 1994 Edition

Integral ISETM intelisplayTM MUSE/180M MacrobusTM

TIA/EIA-232 (RS-232) Microbus<sup>TM</sup> data bus

TIA/EIA-422 and 423

TIA/EIA-485

IBM®, PC®, PC-AT®, PC-XT® and PS/2® are registered frademarks of Inter-

Low Voltage Differential Signaling LocalTalkTM and QuickHingTM are trademarks of PolyClamp® is a registered trademark or Special Interface InoPuol III o Anamade trademark of Ell DuPont (Special Interface)

**General Purpose Line Drivers** 

SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESI

LIFE SUPPORT POLICY

**General Purpose Receivers** 

which, (a) are intended for surgical implant into the Application Notes at early bas, all risteur to proper to support of the Application Notes at the form, when properly used in accordance with it

for use provided in the labeling, can be reasonably Military Interface au and at you'nd trapitingle a ni sluces of betoeq

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58

**Appendices and Physical Dimensions** 

#### **TRADEMARKS**

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

MICROWIRE/PLUSTM SERIES/800TM Embedded System **ProcessorTM** MOLETM Series 32000® Abuseable<sup>TM</sup> ЕРТМ **MPATM** SIMPLE SWITCHERTM Anadig™ APPSTM E-Z-LINKTM **MSTTM** SNITM SNICTM Naked-8TM ARi1TM **FACTTM ASPECTTM** FACT Quiet SeriesTM National® SofChek<sup>TM</sup> National Semiconductor® SONICTM AT/LANTICTM **FAIRCADTM SPiKeTM** Auto-Chem Deflasher™ Fairtech™ National Semiconductor SPIRETM ВСРТМ FAST® Corp.® BI-FETTM NAX 800TM **FASTrTM** Staggered RefreshTM BI-FET IITM FlashTM Nitride PlusTM STARTM Nitride Plus Oxide™ BI-LINETM **GENIXTM** Starlink<sup>TM</sup> NMLTM STARPLEXTM BIPLANTM GNXTM BLCTM **GTOTM** NOBUSTM ST-NICTM BLXTM **HEX 3000TM** NSC800TM SuperATTM . ВМАСТМ **HPCTM NSCISETM** Super-Block™ NSX-16TM SuperChip<sup>TM</sup> Brite-Lite™ **HyBaITM** SuperI/OTM BSITM 13L® NS-XC-16TM BSI-2TM **ICMTM** NTERCOMTM. SuperScript<sup>TM</sup> SYS32TM CDDTM Integral ISETM NURAMIM TapePak® CDLTM Intelisplay<sup>TM</sup> **OPALTM** Inter-LERICTM **OXISSTM** TDSTM CGSTM TeleGate™ CIMTM Inter-RICTM P2CMOSTM **CIMBUSTM** ISETM Perfect Watch™ The National Anthem® CLASICTM ISE/06TM PLANTM TLCTM COMBO® ISE/08TM **PLANARTM** Trapezoidal<sup>TM</sup> **PLAYERTM** TRI-CODETM COMBO ITM ISE/16TM COMBO IITM PLAYER + TM TRI-POLYTM ISF32TM COPS™ microcontrollers **ISOPLANARTM** Plus-2TM TRI-SAFETM **CRDTM** Polycraft<sup>TM</sup> TRI-STATE® ISOPLANAR-ZTM LERICTM CSNITM POPTM **TROPICTM LMCMOSTM** Power + Control<sup>TM</sup> Tropic Pele'TM CTITM CYCLONETM M2CMOSTM POWERplanar<sup>TM</sup> Tropic Reef™ DA4TM Macrobus<sup>TM</sup> **QSTM TURBOTRANSCEIVERTM** QUAD3000TM VIPTM DENSPAKTM Macrocomponent™ VR32TM DIBTM MACSITM Quiet Series™ DISCERNTM MAPLTM QUIKLOOKTM WATCHDOG™ DISTILLTM MAXI-ROM® RATTM **XMOSTM** DNR® Microbus™ data bus RICTM **XPUTM DPVMTM** MICRO-DACTM RICKITTM ZSTARTM µtalker™ RTX16TM E2CMOSTM 883B/RETSTM **ELSTARTM** Microtalker<sup>TM</sup> SCANTM 883S/RETSTM MICROWIRETM. SCXTM

IBM®, PC®, PC-AT®, PC-XT® and PS/2® are registered trademarks of International Business Machines Corp. KYNAR® is a registered trademark of Elf Atochem.

Lap-Link® is a registered trademark of Traveling Software.

LocalTalk™ and QuickRing™ are trademarks of Apple Computer, Inc.

PolyClamp® is a registered trademark of Electromer Corp.

Teflon® is a registered trademark of E.I. DuPont de Nemours Co.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
  - A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 1-800-272-9959 TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.



et contains the design specifications for product

Specifications may change in any manner without notice.

right to make changes at any time without notice in order

anges without further notice to any products herein to

## Introduction

Since its creation in 1973, National Semiconductor's Interface design and production teams have continuously produced technically advanced products unparalleled in the semiconductor industry.

Growing from a line of early drivers and receivers, which pioneered the introduction of the TRI-STATE® function, National Semiconductor's Data Transmission product line today is the most comprehensive available—with over 150 devices in a variety of product categories. These Interface devices support and complement National's VLSI product families.

Based on its advance design and process capabilities, National's Data Transmission product line includes:

- The industry's first CMOS TIA/EIA-232 (RS-232) Drivers and Receivers
  - The industry's first CMOS TIA/EIA-422 (RS-422) Drivers and Receivers
  - The industry's widest selection of TIA/EIA-485 (RS-485)
     Drivers, Receivers, Transceivers, and Repeaters
- The industry's first TIA/EIA-485 (RS-485) type Military
  need and tent toubong a no and tenthologies of Qualified (883) Transceivers, Drivers and Receivers
  - The industry's first TIA/EIA-485 (RS-485) Quad Transceiver
  - The industry's first TIA/EIA-485 (RS-485) BiCMOS Hex Transceiver
  - The industry's first 3.3V powered RS-232 3 Driver X 5 Receiver Device for Laptop and Notebook Applications
  - The industry's first LVDS—Low Voltage Differential Signaling Quad Drivers and Receivers for applications requiring ultra low power dissipation and switching rates exceeding 65 MHz


In addition to the detailed data transmission product datasheets, this databook includes the following documents to speed component selection and for technical reference: Selection Guides, Cross References, Package Drawings, and over 25 application notes devoted solely to the topic of Data Transmission.

For applications support or product information on National Semiconductor's Interface: Data Transmission Products, please contact the:

# Customer Support Center at 1-800-272-9959 (USA)

or your local National Sales Office or distributor (listed on the back cover of this book).







duced technically advanced products unparalleled in the **Product Status Definitions** 

face design and production teams have continuously pro-

## Definition of Terms lalava eviened argumon term ent

Data Sheet Identification	Product Status	mee bits freq Definition
Advance Information	Formative or In Design	This data sheet contains the design specifications for product development. Specifications may change in any manner without notice
Preliminary	Production	This data sheet contains preliminary data, and supplementary data will be published at a later date. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
No Identification Noted	Full Production	This data sheet contains final specifications. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Obsolete - hand to the second	Not In Production (E)	This data sheet contains specifications on a product that has been discontinued by National Semiconductor Corporation. The data sheet is printed for reference information only.

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

\* The industry's first LVDS-Low Voltage Differential Signal-

lection Guidas, Cross References, Package Drawings, and

Customer Support Center at 1-800-272-9959 (USA)

	Line Drivers and Receivers Selection Guide	xiii
	Line Drivers and Receivers Cross Reference Guide	xxiii
	Extended Temperature Range Devices	XXVIII
	New Additions to the Interface: Data Transmission Databook	XXIX
	Application Note-Selection Guide	
	Cross Reference for Related Products	XXXII
S	Section 1 TIA/EIA-232 (RS-232) III M 88858Q \T8888BQ\T8888BQ\T8888BQ\T8888BQ\T8888BQ\T888BBQ\T	
	DRIVER/RECEIVER COMBINATIONS DS14185 TIA/EIA-232 3 x 5 Driver/Receiver 1.2	1811
	DS14C232C/DS14C232T Low Power + 5V Powered TIA/EIA-232 Dual	
	Drivers/Receivers	
	DS14C237 Single Supply TIA/EIA-232 5 x 3 Driver/Receiver	
	DS14C238 Single Supply TIA/EIA-232 4 x 4 Driver/Receiver . T. and Jack Co. 2010	
	DS14C239 Dual Supply TIA/EIA-232 3 x 5 Driver/Receiver	
	DS14C241 Single Supply TIA/EIA-232 4 x 5 Driver/Receiver	
	DS14C335 + 5V Supply TIA/EIA-232 3 x 5 Driver/Receiver Inc. NVM TROY LANGUAGE	
	DS14C535 + 3V Supply TIA/EIA-232 3 x 5 Driver/Receiver	1-47
	DS14C561 + 3.3V-Powered 4 x 5 Driver/Receiver	1-54
	DRIVERS OR RECEIVERS	
	DS14C88/DS14C88T Quad CMOS Line Drivers	
	DS1488 Quad Line Driver: A. C. V. S. A. F. WAY, F. A. C. V. S. A. S.	
	DS14C89A/DS14C89AT Quad CMOS Receivers	
	DS1489/DS1489A Quad Line Receivers	
	DS75150 Dual Line Driver	
	DS75154 Quad Line Receiver	
	DS9616H Triple Line Driver	
	DS9627 Dual Line Receiver	
3	Section 2 TIA/EIA 422 & 423 Line Drivers and Receivers  DS1691A/DS3691 RS-422/RS-423 Line Drivers with TRI-STATE Outputs	
	DS26C31T/DS26C31M CMOS Quad TRI-STATE Differential Line Driver	
	DS26F31C/DS26F31M Quad High Speed Differential Line Driver	
	DS26LS31C/DS26LS31M Quad High Speed Differential Line Driver	
	DS26C32AT/DS26C32AM CMOS Quad Differential Line Receiver	
	DS26F32C/DS26F32M Quad Differential Line Receiver	
	DS26LS32C/DS26LS32M/DS26LS32AC/DS26LS33C/DS26LS33M/DS26LS33AC	Dare
	Quad Differential Line Receivers	2-36
	DS34C86T Quad CMOS Differential Line Receiver	
	DS35F86/DS34F86 RS-422/RS-423 Quad Line Receivers with TRI-STATE Outputs	2-44
	DS3486 Quad RS-422/RS-423 Line Receiver	2-48
	DS34C871 CMOS Quad TRI-STATE Differential Line Driver	2-52
	DS35F87/DS34F87 RS-422 Quad Line Driver with TRI-STATE Outputs	2-57
	DS3487 Quad TRI-STATE Line Driver	2-61
	DS78C20/DS88C20 Dual CMOS Compatible Differential Line Receiver	2-64
	DS78C120/DS88C120 Dual CMOS Compatible Differential Line Receiver	2-68
	DS78LS120/DS88LS120 Dual Differential Line Receiver (Noise Filtering and	0.70
	Fail Safe)	2-76
	DS89C21 Differential CMOS Line Driver and Receiver Pair	2-83 <b>2-88</b>
	DS8922/DS8922A/DS8923/DS8923A TRI-STATE RS-422 Dual Differential Line	2-00
	Driver and Receiver Pairs	2-93
	3/DSSE03 TRI-STATE Dual Receivers 7-3	DS160

Table of Contents (Continued)	able of Contents
Section 2 TIA/EIA 422 & 423 Line Drivers and Re DS8925 Local Talk Dual Driver/Triple Receiver DS9636A RS-423 Dual Programmable Slew Rate LDS9637A Dual Differential Line Receiver	. Abiu D nothale P. arevisca Fibris a sevin 2-103 Line Driver I scoro ma deca Fibris a sevin 2-111 L
Section 3 TIA/EIA-485 Line Drivers, Receivers, I DS3695/DS3695T/DS3696/DS3696T/DS3697/D	S3698 Multipoint RS-485/RS-422
Transceivers/Repeaters	5/RS-422 Transceivers
DS36277 Dominant Mode Multipoint Transceiver DS36950 Quad Differential Bus Transceiver DS36954 Quad Differential Bus Transceiver DS36BC956 Low Power BiCMOS Hex Differential	14.x 4.2023 Single Supply TIA / EIA-202.4 x.4 I 174.6239 Supply TIA / EIA-202.3 Suy 5. TIA
DS75176B/DS75176BT Multipoint RS-485/RS-42 DS96172/DS96174 RS-485/RS-422 Quad Different DS96F172C/DS96F172M/DS96F174C/DS96F17	2 Transceivers
Differential Drivers	ntial Line Receivers 10.7380 A.2.0.880 3-97 5M EIA-485/EIA-422 Quad 11.1 bs/00 884120
DS96176 RS-485/RS-422 Differential Bus Transce DS96177 RS-485/RS-422 Differential Bus Repeate	11-689/DS1488A Quad.Lina Bacelvers ravie
Section 4 LVDS—Low Voltage Differential Signal LVDS Introduction	6.42616H Triple Line Driver 4.46627 Quel Line Receiver 18.42n 2 TIA/EIA 422.8.4231, tre Drevieses
Section 5 Special Interface  DS36001 SLIO1 Serial Link Input/Output Device SUPER I/O	DS26C31T/DS26C31M CMOS Quad TRI-ST \$23C6F31C/DS26F31M Quad High Speed Did DS26LS31C/DS26LS31M Quad High Speed
PC87310 (Super I/O™) Dual UART with Floppy Di PC87311/PC87312 (Super I/O™ II/III) Floppy Disl Parallel Port and IDE Interface	k Controller with Dual UARTs,
PC I/O COMMUNICATIONS PC16550C/NS16550AF Universal Asynchronous F	Possiver/Transmitter with EIEOs 5 22
Section 6 General Purpose Line Drivers DS1692/DS3692 TRI-STATE Differential Line Drivers	DS35F86/DS34F86 RS-422/RS-423 Quad L C31486 Quad RS-422/RS-423 Line Received
DS55110A/DS75110A Dual Line Drivers DS55113/DS75113 Dual TRI-STATE Differential L DS55114/DS75114 Dual Differential Line Drivers .	6-7 ine Drivers 6-12 6-19
DS75121 Dual Line Driver DS75123 Dual Line Driver DS7830/DS8830 Dual Differential Line Driver MM78C29/MM88C29 Quad Single-Ended Line Driver MM78C30/MM88C30 Dual Differential Line Drivers DS7831/DS8831/DS7832/DS8832 Dual TRI-STA	/ers
Section 7 General Purpose Receivers DS1603/DS3603 TRI-STATE Dual Receivers	

# Table of Contents (Continued) 2111911100 to 91dsT

Section 7 General Purpose Receivers (Continued) and the land and the application of the	
DS1652/DS3650/DS3652 Quad Differential Line Receivers	
DS55107/DS75107/DS75108/DS75208 Dual Line Receivers	
DS55115/DS75115 Dual Differential Line Receivers	
DS55122 Triple Line Receiver	-27
DS75124 Triple Line Receiver	
DS75129 Eight-Channel Line Receiver	-33
DS7820/DS8820 Dual Line Receivers	-37
DS7820A/DS8820A Dual Line Receivers	7-41
DS9622 Dual Line Receiver	7-46
Section 8 Application Notes	
	00
Application Note-Selection Guide	8-3
AN-22 Integrated Circuits for Digital Data Transmission	8-5
THE TOO TRANSPORT MILE OF A CONTROL OF THE CONTROL	3-19
AN-214 Transmission Line Drivers and Receivers for TIA/EIA Standards RS-422 and	
	3-25
, in a second of the second of	3-35
AN-409 Transceivers and Repeaters Meeting the EIA RS-485 Interface Standard 8	3-45
	3-52
AN-454 Automotive Multiplex Wiring	3-56
AN-457 High Speed, Low Skew RS-422 Drivers and Receivers Solve Critical System	
	3-60
	3-64
	3-81
AN-759 Comparing EIA-485 and EIA-422-A Line Drivers and Receivers in Multipoint	7-01
	3-86
	3-89
	3-96
	102
	126
	145
	151
AN-878 Increasing System ESD Tolerance for Line Drivers and Receivers Used	
in RS-232 Interfaces 8-	154
AN-903 A Comparison of Differential Termination Techniques 8-	157
AN-904 An Introduction to the Differential SCSI Interface 8-	165
AN-914 Understanding Power Requirements in RS-232 Applications 8-	173
	179
	182
	191
Section 9 Military Interface Line Drivers and Receivers Military Products—Selection Guide	0.0
	9-3
Military/Aerospace Programs from National Semiconductor	9-4
Section 10 Appendices and Physical Dimensions	
Appendix A: AN-912 Common Data Transmission Parameters and Their	
	10-3
	0-8
PACKAGING APPLICATION NOTES	
	)-10
Appendix B: AN-450 Small Outline (S.O.) Package Surface Mounting Methods—	
	)-15

# Table of Contents (Continued) (beunitros) 2111911000 to 91daT

Append	Appendices and Physical Dimensions (Continued) Appendices (Continued) Appendi
Cross	Reference Guide
Append	ix C: National's A + Program 200 decest and Jisting of Hill and Attanzan de 110-27
PHYSIC	DS55122 Triple Line Receiver
Physica	Dimensions
Booksh	DS75129 Eight-Channel Line Receiver
Distribu	DS7820/DS8820 Dual Line Receivers
74-5	DS7820A/DS8820A Dual Line Receivers
*Boldfa	Deec22 Dual Line Receeding Notes.
	Section 8 Application Notes
	Application Note-Selection Guide
	AN-22 Integrated Circuits for Digital Data Transmission
8-19	AN-108 Transmission Line Characteristics
	AN-214 Transmission Line Drivers and Receivers for TIA/EIA Standards RS-422 and
8-25	RS-423
	AN-216 Summary of Well Known Interface Standards
8-45	AN-408 Transceivers and Repeaters Meeting the EIA RS-485 Interface Standard
8-52	ANI-438 Low Power RS-282C Driver and Receiver in CMOS
8-56	AN-454 Automotive Multiplex Wiring
	AN-457 High Speed, Low Skew RS-422 Drivers and Receivers Solve Critical System
	Timing Problems
8-64	AN-843 EMI/RFI Board Design
8-81	AN-702 Build a Directional-Sensing Bidirectional Repeater
	AN-759 Comparing E1A-485 and E1A-422-A Line Drivers and Receivers in Multipoint
	Applications
98-8	AN-805 Calculating Power Dissipation for Differential Line Drivers.
	AN-806 Data Transmission Lines and Their Characteristics
8-102	AN-807 Reflections: Computations and Waveforms
8-126	AN-808 Long Transmission Lines and Data Signal Quality.
8-145	AN-847 Failsefe Blasing of Differential Buses
8-151	AN-876 Inter-Operation of the DS 14C335 with +5V UARTs
	AN-878 Increasing System ESD Tolerance for Line Drivers and Receivers Used
8-154	in RS-232 Interfaces
8-157	AN-903 A Comparison of Differential Termination Techniques
8-165	AN-904 An Introduction to tire Differential SCSI Interface
8-173	AN-914 Understanding Power Requirements in RS-232 Applications
8-179	AN-915 Automotive Physical Layer SAE J1708 and the DS36277
8-182	AN-916 A Practical Guide to Cable Selection
8-191	AM-917 Popular Connector Pin Assignments for Data Communications
	Section 9 Military interface
8-8	Line Drivers and Receivers Military Products—Selection Guide
	Military/Aerospace Programs from National Semiconductor
	Section 10 Appendices and Physical Dimensions
	Appendix A: AH-912 Common Data Transmission Parameters and Their
10-3	Definitions
10-8	Appendix B: DTP Package Cross Reference Guide
10-10	Appendix B: AN-336 Understanding Integrated Circuit Package Power Capabilities
	Appendix B: AN-450 Small Outline (S.O.) Package Surface Mounting Methods-
10-15	Parameters and Their Effect on Product Reliability
	the state of the state of the contract of the state of th

Alpha-	Alpha-Numeric Index (Continued) xebril oiremuN-sriqlA
AN-22	Integrated Circuits for Digital Data Transmission
AN-108	Transmission Line Characteristics
AN-214	Transmission Line Drivers and Receivers for TIA/EIA Standards RS-422 and RS-423 .8-25
AN-216	Summary of Well Known Interface Standards
AN-409	
AN-438	Low Power RS-232C Driver and Receiver in CMOS J. and J. Jahrana 2002. Dec. 10. Co. Co. Co. Co. Co. Co. Co. Co. Co. Co
AN-454	Automotive Multiplex Wiring
AN-457	
12-21	Timing Problems
AN-643	EMI/RFI Board Design
AN-702	3
	Comparing EIA-485 and EIA-422-A Line Drivers and Receivers in Multipoint MSS2 J0520
2-36	
	Calculating Power Dissipation for Differential Line Drivers 18.1.4.4.0.0.0.0.8.8.8.8.8.8.8.8.8.8.8.8.8.8
AN-806	
AN-807	
AN-808	Long Transmission Lines and Data Signal Quality HTAT2. HTT AND ROMOTAN 8-126
AN-847	Failsafe Biasing of Differential Buses (AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
AN-876	
AN-878	Increasing System ESD Tolerance for Line Drivers and Receivers Used in 8873820
2-57	RS-232 Interfaces
AN-903	A Comparison of Differential Termination Techniques
AN-904	An Introduction to the Differential SCSI Interface ASSA ALEVARIA
AN-914	
AN-915	
	A Practical Guide to Cable Selection (pV), revision Flaville in are FVO. land
	Popular Connector Pin Assignments for Data Communications 3.4.4
	AN-912 Common Data Transmission Parameters and Their Definitions 0810010-3
	AN-336 Understanding Integrated Circuit Package Power Capabilities 1
	AN-450 Small Outline (S.O.) Package Surface Mounting Methods—Parameters
Adams die D	The state of the s
	DTP Package Cross Reference Guide
	Data Transmission Products Nomenclature Revisions and Obsolescence
98-8	
Appendix C	National's A + Program
	Application Note-Selection Guide
DS14C88 DS14C88T	Quad CMOS Line Driver
DS14C89A	Quad CMOS Receiver
DS14C89AT	Quad CMOS Receiver
DS14C89A1	Low Power + 5V Powered TIA/EIA-232 Dual Driver/Receiver
DS14C232C	Low Power + 5V Powered TIA/EIA-232 Dual Driver/Receiver
DS14C2321	Single Supply TIA/EIA-232 5 x 3 Driver/Receiver
DS14C237	Single Supply TIA/EIA-232 5 x 3 Driver/Receiver  Single Supply TIA/EIA-232 4 x 4 Driver/Receiver  1-21
DS14C239	Dual Supply TIA/EIA-232 4 x 4 Driver/Receiver
DS14C241	Single Supply TIA/EIA-232 4 x 5 Driver/Receiver
DS14C335	+ 5V Sunniv TIA/FIA-232 3 x 5 Driver/Receiver

 DS14C535
 + 3V Supply TIA/EIA-232 3 x 5 Driver/Receiver
 1-47

 DS14C561
 + 3.3V-Powered 4 x 5 Driver/Receiver
 - 3.47-247-340
 - 31-54

 DS16F95
 EIA-485/EIA-422A Differential Bus Transceiver
 - 3-18

 DS26C31M
 CMOS Quad TRI-STATE Differential Line Driver
 - 3-10

# Alpha-Numeric Index (Continued)

DS26C31T	CMOS Quad TRI-STATE Differential Line Driver
DS26C32AM	CMOS Quad Differential Line Receiver
DS26C32AT	CMOS Quad Differential Line Receiver2-25
DS26F31C	Quad High Speed Differential Line Driver
DS26F31M	Quad High Speed Differential Line Driver
DS26F32C	Quad Differential Line Receiver
DS26F32M	Quad Differential Line Receiver
DS26LS31C	Quad High Speed Differential Line Driver
DS26LS31M	Quad High Speed Differential Line Driver2-21
DS26LS32AC	Quad Differential Line Receiver
DS26LS32C	Quad Differential Line Receiver2-36
DS26LS32M	Quad Differential Line Receiver2-36
DS26LS33AC	Quad Differential Line Receiver2-36
DS26LS33C	Quad Differential Line Receiver2-36
DS26LS33M	Quad Differential Line Receiver
DS34C86T	Quad CMOS Differential Line Receiver2-39
DS34C87T	CMOS Quad TRI-STATE Differential Line Driver
DS34F86	RS-422/RS-423 Quad Line Receiver with TRI-STATE Outputs2-44
DS34F87	RS-422 Quad Line Driver with TRI-STATE Outputs2-57
DS35F86	RS-422/RS-423 Quad Line Receiver with TRI-STATE Outputs2-44
DS35F87	RS-422 Quad Line Driver with TRI-STATE Outputs2-57
DS36BC956	Low Power BiCMOS Hex Differential Bus Transceiver
DS36F95	EIA-485/EIA-422A Differential Bus Transceiver
DS78C20	Dual CMOS Compatible Differential Line Receiver
DS78C120	Dual CMOS Compatible Differential Line Receiver
DS78LS120	Dual Differential Line Receiver (Noise Filtering and Fail Safe)
DS88C20	Dual CMOS Compatible Differential Line Receiver
DS88C120	Dual CMOS Compatible Differential Line Receiver2-68
DS88LS120	Dual Differential Line Receiver (Noise Filtering and Fail Safe)2-76
DS89C21	
DS90C031	LVDS Quad CMOS Differential Line Driver
DS90C032	LVDS Quad CMOS Differential Line Receiver.
DS96F172C	EIA-485/EIA-422A Quad Differential Driver
DS96F172M	EIA-485/EIA-422A Quad Differential Driver
DS96F173C	EIA-485/EIA-422 Quad Differential Receiver
DS96F173M	EIA-485/EIA-422 Quad Differential Receiver
DS96F174C	EIA-485/EIA-422A Quad Differential Driver
DS96F174M	EIA-485/EIA-422A Quad Differential Driver
DS96F175C	EIA-485/EIA-422 Quad Differential Receiver
DS96F175M	EIA-485/EIA-422 Quad Differential Receiver
DS1488	Quad Line Driver
DS1489	Quad Line Receiver
	Quad Line Receiver
DS1489A	TRI-STATE Dual Receiver
DS1603	Quad Differential Line Receiver
DS1652	
DS1691A	RS-422/RS-423 Line Driver with TRI-STATE Outputs
DS1692	TRI-STATE Differential Line Driver
DS3486	Quad RS-422/RS-423 Line Receiver
DS3487	Quad TRI-STATE Line Driver
DS3603	TRI-STATE Dual Receiver 19
DS3650	Quad Differential Line Receiver Jan. J. Banachio, B.T. A.T. B.T. Banachio, B. M. Banachio, P. T. Banachio, B.

Alpha-Numeric Index

#### Alpha-Numeric Index (Continued) Suniffred ) X9511 SiramuM-EriqlA DS3652 DS3691 DS3692 DS3695 DS3695A DS3695AT DS3695T DS3696 DS3696A DS3696T DS3697 Multipoint RS-485/RS-422 Transceiver/Repeater and and John and Joh DS3698 DS7820 DS7820A DS7830 DS7831 DS7832 DS8820 DS8820A DS8830 DS8831 Dual TRI-STATE Line Driver, newlood Florid Indiana VII Aug. 22.428.422.29....... 25146-38 DS8832 DS8921 DS8921A Differential Line Driver and Receiver Pair ..... 2007. 2-83 DS8921AT Differential Line Driver and Receiver Pair ......2-83 DS8922 TRI-STATE RS-422 Dual Differential Line Driver and Receiver Pair 1997 April 2007 2-93 DS8922A DS8923 DS8923A DS8925 DS9614 DS9615 DS9616H F84T2312 .... (Super MOTM, UMD, Francy Disk, Controller with Dust UARTs, Favrey DS9622 DS9627 DS9636A RS-423 Dual Programmable Slew Rate Line Driver ......2-111 DS9637A DS9638 DS9639A DS14185 DS36001 DS36276 DS36277 DS36950 DS36954 DS55107 DS55107A DS55110A Dual Line Driver ......6-7 DS55113 DS55114 DS55115

Alpha-Numeric Index (Continued) and alpha Singmin Sing	Alpha
DS55122 Triple Line Receiver	7-27
DS75107 Dual Line Receiver Auct. C. T. ATA LET. Always C. A. LEYA P. LEYA P. A. LEYA P. LE	
DS75107A Dual Line Receiver	
DS75108 Dual Line Receiver	
DS75110A Dual Line Driver	
DS75113 Dual TRI-STATE Differential Line Driver	TAR. 6-12
DS75114 Dual Differential Line Driver	6-19
DS75115 Dual Differential Line Receiver	
DS75121 Dual Line Driver	
DS75123 Dual Line Driver	
DS75124 Triple Line Receiver	7-30
DS75129 Eight-Channel Line Receiver	
DS75150 Dual Line Driver	0981-74
DS75154 Quad Line Receiver	A09.11-78
DS75176B Multipoint RS-485/RS-422 Transceiver	08.3-79
DS75176BT Multipoint RS-485/RS-422 Transceiver	3-79
DS75208 Dual Line Receiver	7-15
DS96172 RS-485/RS-422 Quad Differential Line Driver	
DS96173 RS-485/RS-422 Quad Differential Line Receiver	
DS96174 RS-485/RS-422 Quad Differential Line Driver Tevt C. and I Indiana Will JouC.	08.13-84
DS96175 RS-485/RS-422 Quad Differential Line Receiver	
DS96176 RS-485/RS-422 Differential Bus Transceiver	
DS96177 RS-485/RS-422 Differential Bus Repeater	3-120
MM78C29 Quad Single-Ended Line Driver	6-32
MM78C30 Dual Differential Line Driver	
MM88C29 Quad Single-Ended Line Driver	
MM88C30 Dual Differential Line Driver: 3.24/00.001.1810e19000.1800.854.29.37.2191.	
NS16550AF Universal Asynchronous Receiver/Transmitter with FIFOs	
PC16550C Universal Asynchronous Receiver/Transmitter with FIFOs SALAR ATAMAMAN.	
PC87310 (Super I/O™) Dual UART with Floppy Disk Controller and Parallel Port	
PC87311 (Super I/OTM II/III) Floppy Disk Controller with Dual UARTs, Parallel Port and IDE Interface	DS9614
PC87312 (Super I/O™ II/III) Floppy Disk Controller with Dual UARTs, Parallel Port and	
IDE Interface	Haraead
QR0001 QuickRing Datastream Controller	
-RS-423 Dual Programmable Slew Rate Line Driver	DS9636A
*Boldface denotes new product Introduction and Application Notes.	DS9637A
RS-422 Dual High Speed Differential Line Driver	
Dual Differential Line Receiver2-124	DS9639A
	DS14185
SLIO1 Serial Link Input/Output Device	
Fallsafe Multipoint Transceiver3-28	
Dominant Mode Wultipoint Transceiver3-40	
	DS36954
Dual Line Receiver7-15	DS55107
Dual Line Receiver7-15	DSSS107A
Dual Line Driver6-7	DS55110A
Dual TRI-STATE Differential Line Driver6-12	DS55113
Dual Differential Line Driver6-19	DS55114
Dual Differential Line Receiver7-22	DSSS116

## **Line Drivers and Receivers Selection Guide**

The common purpose of transmission line drivers and receivers is to transmit data quickly and reliably through a variety of environments over electrically long distances. This task is complicated by the fact that externally introduced noise and ground shifts can severely degrade the

The connection between two elements in a system should be considered a transmission line if the transmitted signal takes longer than half its rise or fall time to travel from the driver to the receiver.

The Electronics Industry Association (EIA) and the Telecommunications Industry Association (TIA) have developed several standards to simplify the interface in data communications systems. Previously, EIA labeled the standards with the prefix "RS", which stood for recommended standard. This has been deleted and replaced with TIA/EIA, to help identify the standardizing organizations. The letter suffix represents the revision level of the standard. For example TIA/EIA-232-E denotes the fifth revision of RS-232.

All new and revised standards (EIA, EIA/TIA, and TIA/EIA) will adopt the new prefix nomenclature of TIA/EIA. Existing standards utilize the prefix that was current at the time the standard was balloted (approved). This includes the familiar RS, EIA, and EIA/TIA prefix. Looking forward, this selection guide adopts the TIA/EIA prefix for all TIA-EIA data transmission standards.

### **Single-Ended Data Transmission**

In data processing systems today there are two basic means of communicating between components. One method is single-ended, which uses only one signal line for data transmission, and the other is differential, which uses two signal lines.

#### TIA/EIA-232-E (RS-232)

The first of these, "RS-232", was introduced in 1962 and has been widely used throughout the industry. TIA/EIA-232-E was developed for single-ended data transmission at relatively slow data rates (20 kbps) over short distances (typically up to  $\sim 50$  ft.).

#### TIA/EIA-423-A (RS-423)

With the need to transmit data faster and over longer distances, TIA/EIA-423-A, a newer standard for single-ended applications, was established. TIA/EIA-423-A extends the maximum data rate to 100 kbps (up to 30 ft.) and the maximum distance to 4000 feet (up to 1 kbps). TIA/EIA-423-A also requires high impedance driver outputs with power off to not load the transmission line.

#### **Differential Data Transmission**

When transmitting at very high data rates, over long distances and through noisy environments, single-ended transmission is often inadequate. In these applications, differential data transmission offers superior performance. Differential transmission nullifies the effects of ground shifts and noise signals which appear as common mode voltages on the transmission line.


#### TIA/EIA-422-A (RS-422)

TIA/EIA-422-A was defined by the EIA for this purpose and allows data rates up to 10 Mbps (up to 40 ft.) and line lengths up to 4000 feet (up to 100 kbps).

Drivers designed to meet this standard are well suited for party-line type applications where only one driver is connected to, and transmits on, a bus and up to 10 receivers can receive the data. While a party-line type of application has many uses, TIA/EIA-422-A devices cannot be used to construct a truly multipoint bus. A multipoint bus consists of multiple drivers and receivers connected to a single bus, and any one of them can transmit or receive data.


#### TIA/EIA-485 (RS-485)

To meet the need for truly multipoint communications, the EIA established TIA/EIA-485 in 1983. TIA/EIA-485 meets all the requirements of TIA/EIA-422-A, but in addition, this new standard allows up to 32 drivers and 32 receivers to be connected to a single bus—thus allowing a truly multipoint bus to be constructed.



## **Differential Data Transmission** (Continued)

#### TIA/EIA-422-A Application



TIA/EIA-423-A (RS-423

TL/XX/0094-3

The key features of TIA/EIA-485:


- Implements a truly multipoint bus consisting of up to 32 drivers and 32 receivers (32 unit loads).
- An extended common-mode range for both drivers and receivers in TRI-STATE and with power off (-7V to

Differential Data Transmission

■ Drivers can withstand bus contention and bus faults.

National Semiconductor produces a variety of drivers, receivers, and transceivers for these four very popular transmission standards and numerous other data transmission requirements.

Shown below is a table that highlights key aspects of the TIA/EIA Standards. More detailed comparisons can be found in the various application notes located in Section 8 of this databook, and fall of this databook, and the condensation of this databook.



Specification	Intoquitum ylun	TIA/EIA-232-E	TIA/EIA-423-A	TIA/EIA-422-A	TIA/EIA-485	
Mode of Operation and Images	of them can t	Single-Ended	Single-Ended	Differential	Differential	
Number of Drivers and Receivers Allowed on One Line an inequality		1 Driver, 1 Receiver	10 Receivers	1 Driver, 10 Meceivers	32 Drivers, 32 Receivers	
Maximum Cable Length	red TIAVEIA-4	~50 feet	4000 feet	4000 feet	4000 feet	
Maximum Data Rate is a soviety SE	d allows up to	20 kb/s	100 kb/s	10 Mb/s	10 Mb/s	
Driver Output Maximum Voltage	a single bus-	±25V	Al±6Visubni edit tuo	-0.25V to +6V	-7V to +12V	
Driver Output Signal Level Loaded		±5V to ±15V	±3.6V	±2V begoleveb	±1.5V	
	Unloaded	±25V	±6V	±6V1 03 → ot qu	tances (tV8±all)	
Driver Load Impedance		$3 \text{ k}\Omega$ to $7 \text{ k}\Omega$	≥450Ω	100Ω	54Ω	
Maximum Driver Output Current	Power On		Woulson	ique descarata vari	±100 μΑ	
(High Impedance State)	Power Off	±6.6 mA (±2V)	±100 μA	±100 μΑ	±100 μΑ	
Slew Rate		30 V/μs max	Controls Provided	11	M	
Receiver Input Voltage Range		±15V	±12V	-10V to +10V	-7V to +12V	
Receiver Input Sensitivity	diet.	±3V	±200 mV	±200 mV	±200 mV	
Receiver Input Resistance	No. No. of Street, or other Persons	$3 k\Omega$ to $7 k\Omega$	4 kΩ min	4 kΩ min	~ ≥ 12 kΩ	

See TIA/EIA Standards for exact conditions. For reference, the "as published" nomenclature of the TIA/EIA Standards are listed below:

EIA/TIA-232-E-1991

EIA RS-422-A-1978

EIA RS-423-A-1978

EIA RS-485-1983

EIA/TIA-562-1989

Commercial

0°C to +70°C

**Device Number** 

Industrial

-40°C to +85°C

Military

-55°C to + 125°C

#### **TIA/EIA-232 UNBALANCED LINE DRIVERS Device Number** Number Power Max Max **Typical Typical** Min **Slew Rate** Comments and Page Prop. Delay **Packages** Commercial Industrial of **Supplies** Military Icc IEE lo Vo (V) Control **Special Features Drivers** V<sub>CC</sub>/V<sub>EE</sub> (V) (mA) (mA) (mA) (ns) 0°C to +70°C -40°C to +85°C -55°C to +125°C DS1488 4 $\pm 6/\pm 9$ 230 External Cap. N, J, M 1-63 $\pm 9$ to $\pm 15$ 25 -23±6 $\pm 3/\pm 9$ DS14C88 **DS14C88T** 4 ±5 to ±12 0.5 -0.06±10 1500 Internal N, J, M Low Power CMOS 1-59 DS75150 1-74 2 ±12 22 -20±10 ±5 60 External Cap. N, M DS9616HM 3 ±12 25 -25±5 External Cap. J, E 1-83

#### **TIA/EIA-232 UNBALANCED RECEIVERS**

**Typical** 

Prop. Delay

(ns)

Response

Control

**Packages** 

Max

Icc

(mA)

Power

Supply

VCC (V)

Number

of

Receivers

DS1489	ver output resistance	IAO = ISA) - S	3 023 4 00	5	26	28	External Cap.	N, J, M Noise	Filter, Adjusta	ble Thresholds	1-70
DS1489A	er low culput voltag	e with 3 kth load -	- QA 4 HE	cerver5ubny	26	- 13 28	External Cap.	N, M Noise	e Filter, Adjusta	ble Thresholds	1-70
DS14C89A	DS14C89AT	e with 3 kst load -	PA 4 NO	ceiver2nput	0.9/2.0	3500	Internal	N, J, M Low	Power CMOS D	evice	1-67
DS75154	AERATOR,		4 136	5 or 12	35/40	22	_	N, M	Bern		1-78
Characterial	los of an TIA/EIA-S	DS9627M	2	±12	18/-16			J	ROCK THE		1-87
				1 8			Yes	3.3V	e	WW I	1-54
Q814C335	DS14C936T	3		4	0.47	Yes	340	3.3V	50	MSA	1-38
DS14C241	DS14C241T				1.0		Yes		10		
D814C239	DS14C239T	3	5	2	4'0	No	Yes	+5, +7.5-+1	3.2 TBD	N, WW	
	DS14C238T	4	+			No	No	+5	10	N, VAN	1-54
	D814C237T	6	3		1.0	No	No			N, WIA	1-17
DS14C232C			5		1.0		Mo	+6	3.0	N, N, WM	1-8
0°C to +70°C	-40°C to +85°C	Number of Drivers	Number of Receivers	Externa Cape		Shutdown Mode	Nec. Output TRI-STATE	Supply (V)	Mex foc (asta)	Packages	949e

**Comments and Special Features** 

Page

\*Note: DS14C561 is 232 compatible only, and conforms to TIA/EIA-562.

See Datasheets for Complete Specifications.

#### TIA/EIA-232 UNBALANCED LINE DRIVERS AND RECEIVERS (Continued) **Device Number** Number of Nom. Rec. Power Max Number of Number of Shutdown Page External Supply **Packages** Cap. Output Icc **Drivers** Receivers Mode # TRI-STATE Caps (μF) (V) (mA) 0°C to +70°C -40°C to +85°C DS14C232C DS14C232T 2 2 2 1.0 No No +5 3.0 M, N, WM 1-8 DS14C237 DS14C237T 5 3 N, WM 1-17 4 1.0 No No +5 10 DS14C238 DS14C238T 4 4 4 1.0 No No +5 10 N, WM 1-21 DS14C239 DS14C239T 3 5 2 1.0 No Yes +5. +7.5 - +13.2TBD N. WM 1-26 DS14C241 DS14C241T 4 5 WM 1-31 4 1.0 Yes Yes +5 10 DS14C335 3 DS14C335T 5 4 0.47 Yes No 3.3V 20 MSA 1-38 DS14C561\* 4 5 4 1.0 Yes Yes 3.3V 6 WM 1-54 Characteristics of an TIA/EIA-232-E Device: N, M DRIVER/GENERATOR: RECEIVERS: Minimum driver high output voltage with 3 k $\Omega$ load — +5V N. J. M Receiver input voltage range - ±15V Minimum driver low output voltage with 3 k $\Omega$ load — -5V Receiver input sensitivity - ±3V Receiver input resistance — >3 k $\Omega$ and <7 k $\Omega$ Power off driver output resistance ( $V_0 = \pm 2V$ ) — $\geq 300\Omega$ Typical maximum data rate - 20 kb/s Maximum driver slew rate — ≤30 V/µs RECEIVER TL/XX/0094-5 See TIA/EIA Standard TIA/EIA-232-E for exact conditions. **NEW DEVICES:** DS14185 TIA/EIA-232 3x5 Driver/Receiver (Page 1-3) External Cap. DS14C535 +5V Supply TIA/EIA-232 3x5 Driver/Receiver (Page 1-47) Max

#### TIA/EIA-422 BALANCED LINE DRIVERS

	Device Number			Power	Min	Rated	Max	Rated	Max	Тур			_
Commercial	Industrial	Military	Number of Drivers	Supply	V <sub>OH</sub>	I <sub>OH</sub>	VOL	loL	Icc	Prop.	Packages	Comments and Special Features	Page #
0°C to +70°C	-40°C to +85°C	-55°C to +125°C	Diivoio	V <sub>CC</sub> (V)	(V)	(mA)	(V)	(mA)	(mA)	Delay (ns)			
	DS26C31T	DS26C31M	4	5	2.5	-20	0.5	20	0.5	6	N, J, M, E, W	Low Power	2-10
DS26F31C		DS26F31M	4	5	2.5	-20	0.5	20	50	10	J, E, W		2-18
DS26LS31C		DS26LS31M	4	5	2.5	-20	0.5	20	60	10	N, J, M, W		2-21
DS3487			4	5	2.5	-20	0.5	48	80	10	N, M		2-61
	DS34C87T		4	5	2.5	-20	0.5	48	0.5	6	N, J, M	Low Power	2-52
DS34F87		DS35F87	4	5	2.5	-20	0.5	48	50	_	N, J		2-57
DS3691		DS1691A	2	5 or ±5	_	_	_	_	30	120	N, J, M, V	422 or 423	2-3
DS8921			1D/1R*	5	2.5	-20	0.5	20	35	10	N, M	Transceiver	2-83
DS8921A	DS8921AT	while upperson (Lefte)	1D/1R*	5	2.5	-20	0.5	20	35	10	N, J, M	Low Skew	2-83
MEAN DEALCE	DS89C21T		1D/1R*	5	3.8	-6	0.3	6	6	10	N, M	Low Power	2-88
DS8922			2D/2R*	5	2.5	-20	0.5	20	78	12	N, M	Dual Transceiver	2-93
DS8922A	Standard TIAVEIA-42	3-A for exact condition	2D/2R*	5	2.5	-20	0.5	20	78	12	N, M	Low Skew	2-93
DS8923	um data rate — 100	kbps	2D/2R*	5	2.5	-20	0.5	20	78	12	N, M	Dual Transceiver	2-93
DS8923A	Aff current (Vo = ±i	V) — <  100 µA	2D/2R*	5	2.5	-20	0.5	20	78	12	N, M	Low Skew	2-93
DS9638C	er output voltage	DS9638M	2	5	2	-40	0.5	40	65	10	N, J, M		2-120

Prop.

Typical

#### Characteristics of an TIA/EIA-422-A Line Driver:

Minimum driver output voltage with 100 $\Omega$  test termination load — Greater than |2V| or 50% of unloaded output voltage

Driver output resistance —  $<100\Omega$ 

Driver output short circuit current (V <sub>O</sub> = 0V) — ≤150 mA
Driver power off current (V <sub>O</sub> = $-250$ mV to $+6$ V) — $\leq$ $ 100 \mu A $
Typical maximum data rate — 10 Mb/s
See TIA/EIA Standard TIA/EIA-422-A for exact conditions.

Drivers

Supplies

**NEW DEVICE:** 

DS8925 LocalTalk™ Dual Driver/Triple Receiver (Page 2-103)

DI DO DO

DO DRIVER/GENERATOR LL/XX/0094-6

M.J. M. V. 422 01423

Packages Comments and Page

Tr/XX/0094-9

<sup>\*</sup>This device includes both driver(s) and receiver(s). See Datasheets for Complete Specifications

See Datasheets for Complete Specifications

"This device inclu	77 7 100 700 700 700							/ERS		_	1		
Daease Device	ce Number	Drivers	Power Supplies	Max Supply Current	Min Vo	Typical los	Typical Prop.	Sle	w Rate	Packages		ments and	Pa
Commercial	Military	per Package	V <sub>CC</sub> /V <sub>EE</sub>	ICC/IEE	(V)	(mA)	Delay (ns)	C	ontrol		Spec	ial Features	7.
0°C to +70°C	-55°C to +125°C	pks		(mA)									
DS3691	DS1691A = -3	20 WA (04+8V) -	≥ ±5 N∀	30/-22	±4	±80	180	Exte	rnal Cap.	N, J, M, V	422 or 423	2000	2
DS9636AC	DS9636A/M	0/2 < 110	±12	18/-18	±4	±60	_	Exte	rnal Res.	N, J	One Resist	or Sets Slew Rate	2-
Driver output r	er output voltage with resistance — $<$ 50 $\Omega$ short circuit current (V	$r_0 = 0$ V) — $\leq  150$		1 0		-90	Fore T	40		10	DI D	<b>)</b> 00	T s
	er output voltage — E												-
	off current ( $V_0 = \pm 6$ )		2D/2R				0.5	50	78	12	DI D	DO DO	
	um data rate — 100 l		2D/2R		51		0.5	20	78			GENERATOR TL/XX	/009
See HA/EIA S	Standard TIA/EIA-423	-A for exact condi									N, M	Tan Bloom	1
						2   -50		50		12		Dual Transceiver	
NEW DEVICE													
NEW DEVICE:		riple Receiver (Pag	ne 2-103)				0.3				N, IA		
NEW DEVICE: DS8925 Local	: Talk™ Dual Driver/Ti	riple Receiver (Paç	ge 2-103)				0.5				N, J, M	Low Skew	
NEW DEVICE: DS8925 Local			ge 2-103)	5	2.0		0.5	50 50			N, M N, J, M	Transceiver Low Skew	İ
NEW DEVICE: DS8925 Local			ge 2-103)	5 or ± 5 6	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 -80	0.5	50 50	30 35 35		N, J, W, V N, J, M	Low Skew	
NEW DEVICE: DS8925 Local	Talk™ Dual Driver/Ti		ge 2-103)	5 6 or ± 5	5 - 2.0 2.0 2.0	2 -80 2 -50 -50 -50	0.6 0.5 0.5	50 50 	50 30 35 35	40 40 450	N, J, W, W N, J, W, W N, J, M	422 or 423 Transceiver Low Skew	
DS8925 Local			ge 2-103)	5 or ± 5	2.6 5.6 2.6 2.6 2.6	2 -30 2 -30 2 -30	0.5 0.5  0.5 0.5	48	96 36 36 36	10 10 150 —	N, J, M N, J, W, W N, J, M, W	Transceiver Low Skew	
NEW DEVICE: DS8925 Local 220051 2204LeA	Talk™ Dual Driver/Ti	DS36F87 DS1691A	ge 2-103)	2 2017 2 2 2	2.8 2.8 2.8 5 2.8 2.8 2.8 2.8	2 -80 2 -80 2 -80 2 -80 2 -80	0.5 0.5 0.6 0.8 0.8	\$0 \$0  48 48	90 90 90 90 98	10 10 150  e 10	N, M N, J, M N, J, N, V N, J, M, W	422 or 423 Transceiver Low Skew	
NEW DEVICE: DS8925 Local D88925 Local D88925 Local D88925 Local D88925 Local D88925 Local	Talk™ Dual Driver/Ti	DS26LS31M DS36F87 DS1691A	ge 2-103) 10\18 5	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	2.8 2.8 2.8 5 2.8 2.8	2 -80 2 -50 2 -50 2 -50 2 -50 2 -50	0.6 0.5 0.5 0.6 0.6 0.6	48 48 48 20 20	60 60 60 50 36 36 35	10 150 	N, N, W N, N, M N, J, M N, J, N, V N, W	422 or 423 Transceiver Low Skew	
NEW DEVICE: DS8925 Local 220051 2204LeA	Talk™ Dual Driver/Ti	DS28ES31M DS28ES31M DS38F87 DS1691A	S S S S S S S S S S S S S S S S S S S	5 O ± 5	28 28 28 28 28 5 - 28 28 28	2 -50 2 -50 2 -50 2 -50 2 -50 2 -50	0.6 0.6 0.5 0.5 0.6 0.6 0.6	20 20 48 48 48 48 20 20	38 30 90 90 90 90 80	40 40 450 	3, E, W N, J, M, W N, J, M N, J, M, V N, J, M N, J, M	Low Power 422 or 423 Transceiver Low Skerr	
NEW DEVICE: DS8925 Local D88925 Local	Talk™ Dual Driver/Ti	DS26C31M DS26E31M DS26LS31M DS36F87 DS1691A	9e 2-103)   IB   ID   IB   IB   IB   IB   IB   IB	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	26 26 26 26 26 27 26 26 26 27	2 - 50 2 - 50 2 - 50 2 - 50 2 - 50 2 - 50 2 - 50	0.5 0.6 0.5 0.5 0.5 0.8 0.8	48 48 48 20 20	90 90 90 90 90 90 90 36	10 150 	N, N, W N, N, M N, J, M N, J, N, V N, W	422 or 423 Transceiver Low Skew	
NEW DEVICE: DS8925 Local D88925 Local D88925 Local D88925 Local D88925 Local D88925 Local	Talk™ Dual Driver/Ti	DS28ES31M DS28ES31M DS38F87 DS1691A	9e 2-103)   IB   ID   IB   IB   IB   IB   IB   IB	5 00 ± 5 00 ± 6	\$16 \$16 \$16 \$16 \$16 \$16 \$16 \$16 \$16 \$16	) (roil) 5 -20 5 -20 5 -20 5 -20 5 -20 5 -20 5 -20 5 -20	0.6 0.6 0.5 0.5 0.6 0.6 0.6	20 20 48 48 48 48 20 20	38 30 90 90 90 90 80	40 40 450 	3, E, W N, J, M, W N, J, M N, J, M, V N, J, M N, J, M	Low Power 422 or 423 Transceiver Low Skerr	200

See Datacheets	for Complete Specification	18	TIA/E	IA-422 and	TIA/EI/	A-423 B	ALANCI	ED RECEI	VERS		TYPICAL TRANSCEIVER TL/XX/0084-9	
See TIA/EIA	Device Number	15 for exact condition	P	Power	Max	rate -	Тур	Max			80 - 8	Dom
Commercial	Industrial Inca	Military	Number of Receiver	Supply		Pro	p. Delay	VCM	Output Stage	Packages	Comments and Special Features	Page
0°C to +70°C	-40°C to +85°C	-55°C to + 125°C	mV Di	V <sub>CC</sub> (V	(mA)	ant cum	(ns)	(V)	$+12V) - \le  2 $	50 mA	Alander DOVA	
Receiver con	DS26C32AT	DS26C32AM	A 4 M	ujuniu <b>5</b> yx	23/2	2 voltage	19 19	±14	TRI-STATE	N, J, M, W, E	Low Power CMOS Device	2-25
DS26F32C		DS26F32M	4 D	SIVERS5	50		15	±25	TRI-STATE	W, J, E		2-32
DS26LS32C	cs of an TIA/EIA-4	DS26LS32M	4	5	70		17	±25	TRI-STATE	N, J, M, W		2-36
DS26LS32AC			4	5	70		23	±25	TRI-STATE	N, M	Failsafe Feature	2-36
DS36BC956	DS34C86T		8 4	8 5	23		19	±14	TRI-STATE	HEN, J, MOO	Low Power CMOS Device	2-39
DS34F86		DS35F86	4 4	5	50	15	15	±15	TRI-STATE	OUAD Transco	Iver, SCSI Applications	2-4
DS3486			4 4	1 5	85	15	19	±25	TRI-STATE	ON, J, M	ever, IPI Applications	2-48
DS88C20	DS36277T	DS78C20	4 2	5 to 15	15/30	0 80	100	±25	Strobe	Dom N' J Mod	Response Control	2-64
DS88C120		DS78C120	2	5 to 15	15/30	0 80	100	±25	Strobe	Falls N, 715-48	Response Control, Failsafe	2-68
DS88LS120		DS78LS120	2	4 5	16	12	38	±25	Strobe	N, J, W		2-7
DS8921			1D/1R*	5	35	12	14	±10	TR, J	N, M	Transceiver	2-8
DS8921A	DS8921AT		1D/1R*	5	35		14	±10	74, J	N, J, M	Low Skew Transceiver	2-8
DS98173C	DS89C21T		1D/1R*	1 5	2 6		30	±14	<u> 19</u> °9	N, M	Low Power	2-8
DS8922		DS98F175M	2D/2R*	5	78		12	±10	TRI-STATE	TOM N, MILE	Dual Transceiver	2-9
DS8922A		DS96F173M	2D/2R*	1 5	78	-	12	±10	TRI-STATE	N, M	Low Skew Dual Transceiver	2-9
DS8923			2D/2R*	9 5	78	12	12	±10	TRI-STATE	N, M	Dual Transceiver	2-9
DS8923A			2D/2R*	0 5	78	15.	12	±10	TRI-STATE	COM N. ME LIST	Low Skew Dual Transceiver	2-9
DS9637AC		DS9637AM	1 2	0 5	50	15	15	±15	W.J.E	N, J, M	lable Pair	2-11
DS9639AC		DS96F172M	2	0 5	50	18	55	±15	N.W.J.E	Law P. Nver, Co.	mmon Enable	2-12
DS75176B -	D875176BT		1	1	55	17		32	N, M			3-7
Characterist	ics of an TIA/EIA-4	22-A / 423-A Receiv	er:	1		15		26	W	SOIC Package	Thermal Shutdown Reporting	
Beceiver com	nmon mode voltage r	range — +7V		1	60				M		RI—	
	-	mmon mode — ±20	0 mV			15		25	VI	Repeater, The	R > R0	3-0
	erential input voltage		1	1		15	-1-	25			RECEIVER	1 3-3
	eiver input impedance			1	60	15	-				Duriodes nwo	3-
See TIA/EIA	Standard TIA/EIA-42	22-A or TIA/EIA-423-	A for exact	conditions.					N,J			
		DS18F95	1	1		12			W, J, E	Low Power		
NEW DEVICE DS8925 Loca	AND IN THE PARTY	Triple Receiver (Page	2-103)	eceivers	(mA) I			Prop. Jelay (ne)	Packages		Special Features	
*This device inclu	udes both Driver(s) and Re	eceiver(s).		Number		yp. Driv			The second secon		Comments and	ba

8		
×		

*This device incl	Device Numbe	receiver(s).	Number	Number	Max	Typ. Driver	Typ. Receiver				Dono
Commercial	Industrial	Military	of	of	Icc	Prop.	Prop.	Packages		Comments and pecial Features	Page #
0°C to +70°C	-40°C to +85°C	-55°C to +125°C	Drivers	Receivers	(mA)	Delay (ns)	Delay (ns)				
DS36F95		DS16F95	1	1	28	12	19	W, J, E	Low Power		3-18
DS3695	DS3695T	22-A or TIA/EIA-420	-A for exa	ot conflitions	60	15	25	N, J			3-3
DS3696	DS3696T wbeggu	ce — 4 KO	1	1	60	15	25	N, J	Thermal Shutde	own Reporting	3-3
DS3697	erential Input voltag	e ±12V	1	1	60	15	25	N	Repeater	RECEIVER TI ANX/OR	3-3
DS3698	SHIVING OVER # 10V C	ommon mode — ±	00 14	1	60	15	25	N	Repeater, Ther	mal Shutdown Reporting	3-3
DS3695A	DS3695AT	range ±7V	1	1	60	15	25	М	SOIC Package	BI	3-12
DS3696A	ics of an TIA/EIA-	422-A / 423-A Reco	ASU1	1	60	15	25	М	SOIC Package,	Thermal Shutdown Reporting	3-12
DS75176B	DS75176BT		1	1	55	17	32	N, M			3-79
DS96F172C		DS96F172M	4 5	0 8	50	12 22	7.12	N, W, J, E	Low Power, Co	mmon Enable	3-89
DS96F174C		DS96F174M	4 5	0 2	50	12 42	E15	W, J, E	Low Power, En	able Pair	3-89
DS96172C			40\5	0 2	70	12 15	II0 .	HIN, JLE	Common Enab		3-84
DS96174C			4015	0 2	70	8 12 15	2.10	BIN, JE	Enable Pair	Dual Transceiver	3-84
DS96F173C		DS96F173M	00/5	4 2	50	9 - 12	15	W, J, E	Low Power, Co	mmon Enable	3-102
DS96F175C		DS96F175M	00/8	Sa 4 2	50	8 - 42	15	W, J, E	Low Power, En	able Pair	3-102
DS96173C	DS69C21T		0D/4	ds 4 2	75	9 _ 30	15	N, J	Ni, Ni	Low Power	3-97
DS96175C	DS8821AT		0D/1	4 2	75	5 - 14	1510	N, J	N, J, W	Low Skew Transceiver	3-97
DS96176C			40/4	So 1 2	35	12	160	N, J	N, M	Transceiver	3-110
DS96177C		DS78L5120	1 3	1 2	35	12 38	16	StroNe	Repeater		3-120
DS36276		DS78C120	1 5	15 to 1	60	30 60 400	60	M, N	Failsafe RS-48	5 Compatible—NEW	3-28
DS88C20	DS36277T	DS76C20	1 5	15 10 1	60	30 60 100	90	M, N	Dominant Mod	e RS-485 Compatible—NEW	3-40
DS36950			4 1	4 2	90 8	15 18	1452	FILS NITE	QUAD Transce	iver, IPI Applications	3-52
DS36954		D835F86	4	4 8	90	15 12	1412	FILS NIE	QUAD Transce	iver, SCSI Applications	3-61
DS36BC956	DS34C86T		6	6 8	1 3	3 - 19	<u> </u>	MEA	HEX Transceiv	er_DNEW HOLD CIAIOS DEAICE	3-68
DS26LS32AC			4	6	1	.0 53	∓S2	THI-STATE	N, M	Fallsafe Feature	2-36
Characterist	ics of an TIA/EIA-	485 Device:	4		1 4	0 17			N, J, M, VV		
RECEIVERS:		DS26F32M		DRIVERS:		50 15	₹50 .			N	
	The second second	range — -7V to +					th 54 $\Omega$ load — $\ge$	The state of the s	N, J, M, W, E	DI D DO/RI	
	A 200 FM S	mode range — ±20					$(V_O = -7V \text{ to } +$	$-12V) - \le  2 $	250 mA	DO/RI	
Typical receiv	er input impedance	— 12 kΩ	Receiv			tput offset volt	Manual Street of			DE RE	Page Page
See TIA/EIA	Standard TIA/EIA-4	185 for exact condition	ns.	Typical maxi	mum d	ata rate — 10	Mb/s.			RO R	820000

Standard

#### **BALANCED AND UNBALANCED LINE DRIVERS**

Max

Icc

**Output Stage** 

Power

Supply

Number

of

Type of

Driver

Receivers

Output

Voltage

Output

Current

**Typical** 

Prop.

Delay (ns)

Pack

	0°C to +70°C	-55°C to +125°C	Dilvei	Drivers	V <sub>CC</sub> (V)	(mA)		Min V	o (V)	I <sub>O</sub> (mA)	Delay	(ns)	
188-114	DS3692	DS1692	Differential	2	5 or ±5	30/-22	TRI-STATI	E ±	6	±20	19	0	N
_	DS75110A	DS55110A	Differential	2	±5	35/-50	TRI-STATI	E		±12	9		N,
	DS75113	DS55113	Differential	2	5	65	Note 2	3/	0.2	±40	13	3	N,
_	DS75114	DS9614M	Differential	2	5	50	Note 2	3/	0.2	±40	15	5	N, J
	DS75121		Single Ended	2	5	60		2	.4	-100	11		
IBM 360	DS75123		Single Ended	2	5	60		3.	11	-100	12	2	
_	DS8830	DS7830	Differential	2	5	18		1.8	/0.5	±40	11		N,
Mate 1: One	DS8831	DS7831	Note 1	2/4	5	90	TRI-STAT	E 1.8	/0.5	±40	13	}	N,
_	DS8832	DS7832	Note 1	2/4	5	90	TRI-STAT	E 1.8	/0.5	±40	13	3	N,
	MM88C29	MM78C29	Single Ended	4	3 to 15	40.3	+46	00	10 1	781 60		Boer	N, N
	MM88C30	MM78C30	Differential	2	3 to 15	10.0	712	4 20	100	M O	Ojbio	Plan	N, N
		ential or single ended mode			5	72	1 2	50	1/1	00	Lope	-	-
Note 2: Out	put features TRI-STATE	Choice of open collector of	or active pull-up.					20					
			8										
		DS9615W											
						30/-15			N,		ope		
							¥3			M Sh			
						30/-15			N, J	M 80	tepe		
					1.5						U-STATE	Note	11
									N,				
								42					
						80				TE			/3 Typ

See Datasheets for Complete Specifications

**Device Number** 

Military

Commercial

Special Fea

#### **BALANCED AND UNBALANCED RECEIVERS Device Number** Input Power Max Rated Typ. Output Comments and Page Number of Standard Sensitivity Prop. **Packages** Commercial Military Supply ICC/IEE VCM Receivers Stage **Special Features** # (mV) (mA) (V) Delay (ns) V<sub>CC</sub>(V) 0°C to +70°C -55°C to + 125°C DS26LS33C DS26LS33M 2-36 4 ±500 5 80 ±25 17 N, J, W TRI-STATE 422/3 Type DS26LS33AC TRI-STATE 422/3 Type 2-36 4 ±500 5 80 ±25 23 N DS3603 TRI-STATE 7-3 DS1603 2 ±25 ±5 40/-15±3 17 N, J, W TRI-STATE 7-7 DS3650 N, M 4 ±25 ±5 60/-30±3 21 7-7 DS3652 DS1652 4 ±25 ±5 60/-30±3 22 J. M TRI-STATE Note 1 7-15 DS75107/A DS55107 2 30/-1517 N, J, M Strobe ±25 ±5 ±3 7-15 DS75108/A Note 1 2 ±25 ±5 30/-15±3 19 N, M Strobe 7-15 DS75208 2 ±10 ±5 30/-15±3 N. J Strobe 7-22 DS75115 DS9615M 2 ±500 5 50 20 N, J, W, E Strobe Response Control ±15 7-27 DS55122 3 5 72 6 20 J. W Strobe 3 **IBM 360** DS75124 5 72 7 20 N Strobe 7-30 DS75129 5 7 Strobe 7-33 IBM 360/370 8 53 18 N 7-37 DS8820 DS7820 2 1000 5 10.2 ±15 150 N, J, W Strobe Response Control DS8820A DS7820A 2 1000 5 10.2 ±15 30 N, J, W Strobe Response Control 7-41 Open Collector DS9622M 2 5 22.9/-11.1 50 J, W, E 7-46 ±15 \_ Note 1: Open collector output stage. 8

See Datasheets for Complete Specifications





## **Line Driver and Receiver Cross Reference Guide**

The Line Driver and Receiver Cross Reference Guide is provided as an aid in identifying replacement part numbers. Direct replacements feature identical pin-outs and very similar electrical specifications. Similar replacements also feature the same pin-out, and similar electrical specifications. Consult the data sheets for recommended operating conditions and package availability. Before replacing a specific product, it is recommended to compare electrical, functional, and mechanical specifications. Interchangeability between devices is not guaranteed. Manufacturers' most current data sheets take precedence over this guide.

	AMD to National							
Device	Direct	Similar						
AM26LS30	DS3691	AUT POSMS						
AM26LS31	DS26LS31	N.E. ESISTAS						
AM26LS32	DS26LS32A	81188068						
AM26LS33	DS26LS33A	SN55121						
AM26LS32B	DS55122	DS26F32						
AM26LS34		DS96173						
	DB7820A	SN65182						
		SNESALS195						
	DS75176BT	SNES176B						
		SN65ALS176						
	DS14089AT							
	DS75107							
		SN75110A						
		SNZS113						
		sN75114						
	D875115	arta1/48						
	D\$75121							
	DS75123							
		3N76124						
		3N75129						
Assassa		SNZST46						

Motorola to National					
Device	Direct	Similar			
AM26LS30	DS3691	AM26US30			
AM26LS31	DS26LS31	AM26L991			
AM26LS32	DS26LS22A	DS26LS32A			
MC1488	DS1488	AM26L833			
MC1489	DS1489	057820			
MC1489A	DS1489A	087830			
MC3450	DS3650	DS8820			
MC3452	DS3652	088830			
MC3486	DS3486	MOTABB			
MC3487	DS3487	100 1489			
MC3488	DS9636A	MULIAGEA			
MC55107	1516160	DS55107			
MC55S110	50000	DS55110A			
MC75107	DS75107	NOTA			
MC75108	DS75108	00178			
MC75S110	DS75110A				
MC75129	DS75129				
MC8T13		DS55121			
MC8T14		DS55122			
MC8T24		DS75124			
SN75172	DS96172C				
SN75173	DS96173C				
SN75174	DS96174C				
SN75175	DS96175C				
SN75176	DS75176B				
SN75177	DS96177C				





# **Line Driver and Receiver Cross Reference Guide**

Device	Direct	Similar
AM26LS30	DS3691	/M26LS30
AM26LS31	DS26LS31	/M26LS31
AM26LS32	DS26LS32A	AM26LS32
AM26LS33	DS26LS33A	MC1488
DS7820	D\$7820	WC1489
DS7830	DS7830	MC1489A
DS8820	DS8820	DANSON
DS8830	DS8830	eakenu
MC1488	DS1488	2040/36
MC1489	DS1489	VOS467
MC1489A	DS1489A	
8T13	DS75121	CONSCIN
8T14	DS55122	YOTOGON
8T23	DS75123	OFFEREN
8T24	DS75124	TOTOTON
8T129	DS75129	VICTS108
	DS75110A	WC788110
	DS75129	VC75129
DS55121		MC8T13
DS55122		MCBT14
DS75124		MC8T24
	DS96172C	SN75172
	DS98178C	3N75178
	DS98174C	SN75174
	DS96175C	SN75175
	DS75176B	SN75176
	DS98177C	SN75177

erence Guide is properte.	TI to National	ni bio no na b
	in Isoi Directutes	
AM26LS31	DS26LS31	lectrical specific
AM26LS32A	DS26LS32A	the same pind
	DS26LS33A	and package
MAX232	DS14C232	uct, it is recomme
MC3486	DS3486	n devices is no
MC3487	DS3487	dala sheets tak
SN55107B	DS55107	
SN55108B	DS55108	
SN55110A	DS55110A	Willia
SN55113	DS55113	- 060.J03MA
SN55114	DS9614	168.16SM/
SN55115	DS9615	AMZ8LS32
SN55121	DS55121	FM26LS33
SN55122	DS55122	NM26L832B
SN55173		DS96F173N
SN55182	DS7820A	
SN55183	DS7830	
SN55ALS192		DS26C31M
SN55ALS194		DS35F87
SN55ALS195		DS35F86
SN65176B	DS75176BT	
SN65ALS176		DS75176B7
SN65C188	DS14C88T	
SN65C189A	DS14C89AT	
SN75107B	DS75107	
SN75108B	DS75108	
SN75110A	DS75110A	
SN75113	DS75113	
SN75114	DS75114	
SN75115	DS75115	
SN75121	DS75121	
SN75123	DS75123	Harris
SN75124	DS75124	
SN75129	DS75129	
SN75146		DS9639A
SN75150	DS75150	
SN75154	DS75154	





# **Line Driver and Receiver Cross Reference Guide**

and Nomenclature Changes

Device	Direct	7	Similar
SN75172	DS96172C	13	Designatio
SN75173	DS96173C		Fairchild
SN75174	DS96174C		pAS614DM
SN75175 F13780	DS96175C		MA9614PO
SN75176	DS96176C		MASSISON
SN75176A 18780	DS75176B		p.A9615PC
SN75176B 10820	DS75176B	63	DA96172D
SN75177.710920	DS96177C	53	JASS172P
SN75177B 1002	DS3697	1	µA96174D
SN75182 T1882	DS8820A	- 0	µA96174PI
SN75183 (1884)	DS8830	10	JASS173D
SN75188 110980	DS1488	18	µA96173P0
SN75189 Traged	DS1489	C	MASS175D
SN75189A	DS1489A	0	µA86175 <b>P</b> 0
SN75ALS176	DS36F95	63	JASS176RI
SN75ALS191		0	DS9638
SN75ALS192		4.5	DS26C31C
SN75ALS193		N/A	DS26C32AC
SN75ALS194		0	DS34C87
SN75ALS195		CA.	DS34C86
SN75C188	DS14C88	W	µA9637AR
SN75C189A	DS14C89A	0	PLASESTAR
SN75LBC241	DS14C241T	3	TATEBEAU
SN75LV4737	DS14C335	3	pA9637AS
SN95176B 6362	DS16F95		MR8638AN
TL3695.0863680	DS3695		yA9638RC
μA9636A	DS9636A		р.A96387C
μA9637A	DS9637A	0	TARRARAM
μΑ9638	DS9638		
μΑ9639	DS9639A		

Device	Davice
Designation	Designation
National	Fairchild
DS1488J	µA1488DC
DS1488N	µA1488PC
DS1488M	#A1488SC
DS1489J	pA1489DC
DS1489N	µA1489PC
DS1489M	JEA 1489SC
DS1489AN	µA1489APC
DSSELSONGJ	JLA26LS31DC
DS26LS31ON	pA26LS31PC
DS26LS32ACN	µA26US92PC
DS3486J	pA3486DC
DS3486N	µA3486PC
DS9487N	µA3487PC
DSS5107AJ	µASS107ADM
DS76107AJ	pA75107ADC
DS75107AN	µA75107APC
DS75107AM	pA75107ASC
DS75107J	#A75107BDC
DS75107N	pA751078PC
DS75107M	µA75107BSC
DS75108N	BA75108BPC
DS75108M	µA7510888C
DS75110AN	pA75110APC
DS75110AM	pA75110ASC
DS75150N	pA75150TC
DS75150M	µA751508C
DS75164N	JEA75154PC





# and Nomenclature Changes

Device Designation	Device Designation
Fairchild	National
μA1488DC	DS1488J
μA1488PC	DS1488N
μA1488SC	DS1488M
μA1489DC	DS1489J
μA1489PC	DS1489N
μA1489SC	DS1489M
μA1489APC	DS1489AN
μA26LS31DC	DS26LS31CJ
μA26LS31PC	DS26LS31CN
μA26LS32PC	DS26LS32ACN
μA3486DC	DS3486J
μA3486PC	DS3486N
μA3487PC	DS3487N
μA55107ADM	DS55107AJ
μΑ75107ADC	DS75107AJ
μΑ75107APC	DS75107AN
μΑ75107ASC	DS75107AM
μA75107BDC	DS75107J
μA75107BPC	DS75107N
μA75107BSC	DS75107M
μA75108BPC	DS75108N
μA75108BSC	DS75108M
μΑ75110APC	DS75110AN
μA75110ASC	DS75110AM
μΑ75150TC	DS75150N
μA75150SC	DS75150M
μΑ75154PC	DS75154N

*Contact	Product	Marketing

Device	100		Device
Designation	1720	aeag	Designation
Fairchild	173C	DS98	National 1870
μA9614DM	74C	Desd	476374
μA9614PC	175C	0896	DS75114N
μA9615DM	780	9880	175176 *
μA9615PC	176B	5250	DS75115N
μA96172DC	1768	D375	DS96172CJ
μA96172PC	177C	0896	DS96172CN
μA96174DC	76	0836	DS96174CJ
μA96174PC	AOS	9880	DS96174CN
μA96173DC	30	8880	DS96173CJ
μA96173PC	88	0814	DS96173CN
μA96175DC	98	DS14	DS96175CJ
μA96175PC	ARE	DS14	DS96175CN
μA96176RC	307	DS36	DS96176CJ
μA96176TC			DS96176CN
μA96177TC	LE :		DS96177CN
μA9636ARM			DS9636AMJ
μA9636ARC			DS9636ACJ
μA9636ATC			DS9636ACN
μA9637ARM	880	DS14	DS9637AMJ
μA9637ARC	A960	DS14	DS9637ACJ
μA9637ATC	77420	0814	DS9637ACN
μA9637ASC	3660	DS14	DS9637ACM
μA9638RM	895	DS16	DS9638MJ
μA9638RC	36	9690	DS9638CJ
μA9638TC	A88	3650	DS9638CN
μΑ9639ΑΤС	ATE	DSSG	DS9639ACN





# and Nomenclature Changes

Device VIETH	Device	erolai	Comm
Designation	Designation	-65°C to +125°C	-40°C to +85°C
MIL/AREO FSC	MIL/AREO NSC	DS1691A	DS14C88T
μA55107ADMQB	DS55107AJ/883	DS1692	DS14C89AT
μA55110ADMQB	DS55110AJ/883	DS16F95	DS14C232T
μA9614DMQB	DS9614MJ/883	DS26F31M DS26LS31M	DS14C23VT DS14C238T
μA9614FMQB	DS9614MW/883	DS26F32M	DS14C239T
μA9614LMQB	DS9614ME/883	DS26LS32M	DS14C241T
"A9615DMQB	DS9615MJ/883	DS26LS33M	DS14C335T
uA9615FMQB	DS9615MW/883	0535F86 0535F87	DS28C31T DS26C32AT
uA9615LMQB	DS9615ME/883		DS34C86T
US78LS120	MESS ISSECT	DS55107A	DS34C87T
uA9616HDMQB	DS9616HMJ/883	DS55113	DS3695T
µA9616HLMQB	DS9616HME/883		DS3695AT DS3696T
μA9622DMQB	DS9622MJ/883	DS78C20	DS36277T
μA9622LMQB	DS9622ME/883		DS75176BT
μA9622FMQB	DS9622MW/883	DS9987AM	DS8921AT
μA9627DMQB	DS9627MJ/883	DS9638M DS96F172M	DS89C21T MM88C29
μA9636ARMQB	DS9636AJ/883	DS96F173M	MM88C30
μA9637ARMQB	DS9637AMJ/883	DS96F174M	
μA9638RMQB	DS9638MJ/883	DSR6F175M	
μA55110ADMQM	SMD-8754701CA		
uA9622DMQM	SMD-8752201CA		
uA9622FMQM	SMD-8752201AA		
uA9638RMQM	SMD-8754601PA		
	D59627M		

lote 1: Package suffix is not shown, see Datasheet





# **Extended Temperature Range Devices**

## Line Drivers and Receivers

Com	mercial	N Device	lilitary
-40°C to +85°C	-55°C to +125°C	883	MLS
DS14C88T	DS1691A	DS14C232	DS16F95
DS14C89AT	DS1692	DS1603	DS26C31M
DS14C232T	DS16F95	DS1652	BO DS26C32AM
DS14C237T	DS26F31M	DS1691A	DS26F31M
DS14C238T	DS26LS31M	DS16F95	DS26F32M
DS14C239T	DS26F32M	DS26C31M	DS26F33M
DS14C241T	DS26LS32M	DS26F31M	DS26LS31M
DS14C335T	DS26LS33M	DS26LS31M	DS26LS32AI
DS26C31T	DS35F86	DS26C32AM	DS26LS33M
DS26C32AT	DS35F87	DS26F32M	DS55115
DS34C86T	DS55107	DS26LS32M	DS78C120
DS34C87T	DS55107A	DS26LS33M	DS78LS120
DS3695T	DS55113	DS55107A	DS7820A
DS3695AT	DS7820	DS55110A	DS7820
DS3696T	DS7820A	DS55113	DS7830
DS36277T	DS78C20	DS55115	DS9615M
DS75176BT	DS9636AM	DS55122	DS9638M
DS8921AT	DS9637AM	DS7820	DS96F174M
DS89C21T MM88C29	DS9638M DS96F172M	DS7820A DS78C20	DS96F175M
MM88C30	DS96F173M	DS7830	ADMRABBBA.
	DS96F174M	DS7831	ASSTARMOR
	DS96F175M	DS7832	BOMBSSSSA
		DS78C120	SWANOGOSA
		A DS78LS120	ASS110ADMOM.
		DS9614M	A9622DMQM
		DS9615M DS9616HM	LA9622FMOM
		DS9622M	MOMRRESEA
		DS9627M	<b></b>
		DS9636A	
		DS9637AM	
		DS9638M	
		DS96F172M	
		DS96F173M	
		DS96F174M	
		DS96F175M	
		MM78C29	
		MM78C30	

Note 1: Package suffix is not shown, see Datasheet.

# New Additions to the Maga Interface: Data Transmission Databook

TIA/EIA Standards				Application Note Numbe
Referenced		Reference		XXX-HA
20011010101	Datasileets.	and the same of the same of	A /FIA 000 0 V F Driver /Benefiter	
	DS14C335 DS14C535		A/EIA-232 3 X 5 Driver/Receiver	
	DS140535		5 Driver/Penniver PS 232	
	020 0014100	11A7 LIA-202 0 X	Transmission Line Characteristics	
422	DS89C21	Differential CMO	S Line Driver and Receiver Pair	AN-214
	DS8925	LocalTalkTM Dua	Il Driver/Triple Receiver	3
			Summary of Well Known Interlace Standards	
	DS36276	Failsafe Multipoir	nt Transceiver ~ RS-485	2000 Oct. 1.4.30
	DS36277	Dominant Mode I	nt Transceiver ~ RS-485 Multipoint Transceiver ~ RS-485 CMOS HEX Differential Transceiver RS-485	
	DS36BC956	Lower Power BIC	CMOS HEX Differential Transceiver RS-485	AN-409
			OS Differential Line Driver	
	DS90C031		OS Differential Line Receiver LVDS	
232	DOUGGOOD	APROMISO	Dingonia, End Rossitora revird 0363-6H fewort would	
	DS36001	Serial Link Input	Output Device	
			Small Outline (SO) Package	AN-450
			Surface Mounting Methods—Parameters and	
	Application N	lotes:	Their Effect on Product Reliability	
	AN-847	Failsafe Biasing	of Differential Buses pontW xelettuM evilomotuA	AN-454
	AN-876		f the DS14C335 with +5V UARTs	
	AN-878	Increasing System	m ESD Tolerance for Line Drivers and a wall become hold	
		Receivers used in	n RS-232 Interfaces material and analysis of RS-232 Interfaces	
	AN-903	A Expension providence A	Differential Termination Techniques	
	AN-904	An Introduction to	o the Differential SCSI Interface ransmission Parameters and their Definitions	
	AN-912 AN-914	Common Data II	ransmission Parameters and their Definitions ower Requirements in RS-232 Applications	
	AN-915		sical layer SAE J1708 and the DS36277	
	AN-916		e to Cable Selection A SCA AIB bins CRA AIB prinsomo	
	AN-917		or Pin Assignments for Data Communication	
		DS28LS61,		AN-805
485		DS96F172	Line Drivers	
			Data Transmission Lines and Their Characteristics	
			Reflections: Computations and Waveforms	
			Long Transmission Lines and Data Signal Quality	
	2712	DS3695, DS9	FAILSAFE Blasing of Differential Buses	AN-847
	10000	DS96F172		11-10-10-1
		DS140335	Inter-Operation of the DS14G335 with + 5V UARTs	AN-876
			Increasing System ESD Tolerance for Line Drivers	878-MA
		DS1489A	and Receivers used in RS-232 Intertaces	





# Application Note—Selection Guide

Application Note Number AN-XXX	Title	DTP Devices Referenced	TIA/EIA Standards Referenced
	Printegrated Circuits for Digital Data Transmission: 3-AI3VA		rea rea
AN-108	Transmission Line Characteristics	DS7820/DS8820	LSO
AN-214 SS2	Transmission Line Drivers and Receivers from London Company of the First Standards, RS-422 and RS-423 of elight they in the standards.	DS3691, G PS06 DS88LS120	82G 422 82G 423
AN-216	Summary of Well Known Interface Standards		ALL
AN-336 884-8	Understanding Integrated Circuit Package Power Capabilities	6277 Panisant Model 6277 Dominant Model 680056 Lower Pewer Rife	680 680
AN-409	Transceivers and Repeaters Meeting the EIA RS-485	DS3695/DS3696, DS3697/DS3698	485
AN-438	Low Power RS-232C Driver and Receiver in CMOS	DS14C88, DS14C89A	232
AN-450	Small Outline (SO) Package Surface Mounting Methods—Parameters and Their Effect on Product Reliability	Tootion Notes:	saA saA
AN-454	Automotive Multiplex Wiring assured in the DST4C355 with 45V UARTS	DS75176B TM	-MA 485
AN-457	High Speed, Low Skew RS-422 Drivers and Receivers Solve Critical System Timing Programs	DS8921/A, DS8922/A, DS8923/A	-ИА 422 -ИА
AN-643	EMI/RFI Board Design	304 An Introduction 1	-VIA
AN-702	Build a Directional-Sensing Bidirectional Repeater A 1990 ion layer SAE J17706 and the DS36277	DS75176B, DS96175C	-V/A 485
AN-759	Comparing EIA-485 and EIA-422-A Line Drivers and Receivers in Multipoint Applications	A Practical Guid     Popular Connect	422 44A 485
AN-805	Calculating Power Dissipation for Differential Line Drivers	DS26LS31, DS96F172	422 485
AN-806	Data Transmission Lines and Their Characteristics		
AN-807	Reflections: Computations and Waveforms		
AN-808	Long Transmission Lines and Data Signal Quality		
AN-847	FAILSAFE Biasing of Differential Buses	DS3695, DS96172, DS96F172	422 485
AN-876	Inter-Operation of the DS14C335 with +5V UARTs	DS14C335	232
AN-878	Increasing System ESD Tolerance for Line Drivers and Receivers used in RS-232 Interfaces	DS1488, DS1489A	232

Application Note Number AN-XXX	Title	DTP Devices Referenced	TIA/EIA Standards Referenced
AN-903	A Comparison of Differential Termination Techniques	Cross Re	422 485
AN-904	An Introduction to the Differential SCSI Interface	DS36954 DS36BC956	485
AN-912	Common Data Transmission Parameters and their Definitions	f 1760 nion Leaving	All
AN-914	Understanding Power Requirements in RS-232 Applications	DS14C335	232 7 (884 - 562 519
AN-915	Automotive Physical Layer SAE J1708 and the DS36277	DS36277 DS75176B	MEDICAL 485
AN-916	A Practical Guide to Cable Selection	MUNICATIONS HAND	All
AN-917	Popular Connector Pin Assignments for Data Communication	IC DATABOOK AND E	FIDIA ECLLOS

Standard Logic Line Drivers, Receivers, and Transceivers (244/245)

. ALS/AS LOGIC DATABOOK


Display Drivers

Peripheral Drivers

• POWER IC's DATABOOK

FACTIW ADVANCED OMOS LOGIC DATABOOK
 FAST® ADVANCED SCHOTTRY TTL LOGIC DATABOOK

LINEAR APPLICATION SPECIFIC IO'S DATABOOK



MASS STORAGE HANDBOOK

#### Standard Logic Line Drivers, Receivers, and Transceivers (244/245)

- ADVANCED BICMOS LOGIC DATABOOK
- ALS/AS LOGIC DATABOOK
- CMOS LOGIC DATABOOK
- FACT™ ADVANCED CMOS LOGIC DATABOOK
- FAST® ADVANCED SCHOTTKY TTL LOGIC DATABOOK
- FAST® APPLICATIONS HANDBOOK

#### **Display Drivers**

LINEAR APPLICATION SPECIFIC IC's DATABOOK

#### **Peripheral Drivers**

POWER IC's DATABOOK



#### Section 1 Contents

1-3 1-21 1-21 1-26 1-31 1-47	DRIVER/RECEIVER COMBINATIONS  DS14/185 TIA/EIA-232 S x 5 Driver/Receiver.  DS14/C232C/DS14/C232T Low Power + 5V Powered TIA/EIA-232 Dual Drivers/Receivers.  DS14/C237 Single Supply TIA/EIA-232 5 x 3 Driver/Receiver.  DS14/C238 Single Supply TIA/EIA-232 4 x 4 Driver/Receiver.  DS14/C239 Dual Supply TIA/EIA-232 3 x 5 Driver/Receiver.  DS14/C241 Single Supply TIA/EIA-232 3 x 5 Driver/Receiver.  DS14/C335 + 5V Supply TIA/EIA-232 3 x 5 Driver/Receiver.  DS14/C561 + 3.3V-Powered 4 x 5 Driver/Receiver.
	TIA/EIA-232 (RS-232)
1-59	DS14C887DS14C881 Guad CMOS Line privers
1-63	DS1488 Quad Line Driver
1-67	DS14C89A/DS14C89AT Quad CMOS Raceivers
	DS1489/DS1489A Quad Line Receivers
1-74	DS75150 Dual Line Driver
1-78	DS75154 Quad Line Receiver
1-83	DS9616H Triple Line Driver
1-87	DS9627 Duaf Line Receiver



## **Section 1 Contents**

DRIVER/RECEIVER COMBINATIONS	
DS14185 TIA/EIA-232 3 x 5 Driver/Receiver	1-3
DS14C232C/DS14C232T Low Power + 5V Powered TIA/EIA-232 Dual Drivers/Receivers	1-8
DS14C237 Single Supply TIA/EIA-232 5 x 3 Driver/Receiver	1-17
DS14C238 Single Supply TIA/EIA-232 4 x 4 Driver/Receiver	1-21
DS14C239 Dual Supply TIA/EIA-232 3 x 5 Driver/Receiver	1-26
DS14C241 Single Supply TIA/EIA-232 4 x 5 Driver/Receiver	1-31
DS14C335 + 5V Supply TIA/EIA-232 3 x 5 Driver/Receiver	1-38
DS14C535 + 3V Supply TIA/EIA-232 3 x 5 Driver/Receiver	1-47
DS14C561 + 3.3V-Powered 4 x 5 Driver/Receiver	1-54
DRIVERS OR RECEIVERS C. A. T. A. T.	
DS14C88/DS14C88T Quad CMOS Line Drivers	1-59
DS1488 Quad Line Driver	1-63
DS14C89A/DS14C89AT Quad CMOS Receivers	1-67
DS1489/DS1489A Quad Line Receivers	1-70
DS75150 Dual Line Driver	1-74
DS75154 Quad Line Receiver	1-78
DS9616H Triple Line Driver	1-83
DS9627 Dual Line Receiver	1-87

Supply Voltage (V+) **DS14185** 3 Driver x 5 Receiver TIA/EIA-232

### **General Description**

The DS14185 is a three driver, five receiver device which conforms to the TIA/EIA-232-E standard and CCITT V.28 recommendations. This device is constructed on a bipolar process. Driver slew rate control has been internalized to eliminate the need for external slew rate control capacitors.

### (1 slow) & ADVANCE INFORMATION

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and apacifications.

#### Driver Output Voltage (Power Off) **Features**

- Replaces one 1488 and two 1489's
- Conforms to TIA/EIA-232-E and V.28
- 3 drivers and 5 receivers 13 19wo 9 opalos 9 mumixam
- ESD ≥ 2.5 kV
- Flow through pinout
- Failsafe receiver outputs Failsafe receiver outputs
- 20-pin SOIC package
- Pin compatible with SN75C185

#### iture renges, unless otherwise **Connection Diagram Functional Diagram** Canditions DEVICE CHARACTERISTICS SOIC No Load, All Inputs at +5V 20 8. V. - Vcc ,backolv+ 20 RIN1-/19 -ROUTT V VS. ST = +V V8.0 1811 R<sub>OUT 1</sub> RIN2 18 R<sub>OUT2</sub> 18 17 -Routs RIN3 16 DOUT 1 - DIN 1 -DIN2 15 - R<sub>OUT3</sub> DOUT2 RIN4 14 -ROUT4 D<sub>OUT 1</sub> 13 DOUT3 -DIN3 RIN5 -12 -R<sub>OUT5</sub> D<sub>OUT2</sub> - DIN2 -GND V--10 11 14 R<sub>OUT4</sub> TL/F/11938-1 MV ON 8 = Pinout subject to change. 13 Order Number DS14185M D<sub>OUT3</sub> D<sub>IN3</sub> See NS Package M20B $= 3 k\Omega, V_{IN} = 0.8V$ 12 R<sub>OUT5</sub> RIN5 10 11 $-\sqrt{R_1} = 7 \text{ k}\Omega$ , $V_{\text{tkl}} = 0.8 \text{V}$ , GND V+ = +13,2V, V- = -13,2V TL/F/11938-2 RI = 3 KO, VIN = 2V, $V^{+} = +13.2V$ , $V^{-} = -13.2V$ Circuit Current VO = 0V, VIN = 2.0V8 $V^{+} = V^{-} = V_{CC} = 0V$ $-2V \le V_0 \le +2V$

### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V<sub>CC</sub>) +15V Supply Voltage (V+) Supply Voltage (V-) -15V Driver Input Voltage OV to VCC Receiver Input Voltage (ROLIT) ± 15V

Maximum Package Power Dissipation @ +25°C 1488 mW

M Package 11.9 mW/°C above +25°C and tongood lortage efforced by landon of been eff etermile Derate M Package

Storage Temperature Range -65°C to +150°C Lead Temperature Range (Soldering, 4 seconds) + 260°C

### **Recommended Operating** Conditions

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	+4.75	+5.0	+5.25	V
Supply Voltage (V+)	+9.0	+12.0	+13.2	V
Supply Voltage (V-)	-9.0	-12.0	-13.2	V
Operating Free Air	5 56	S-AL	ILAI	
Temperature (T <sub>A</sub> )	0	25	70	°C

process. Driver slew rate control has been internalized to

### **Electrical Characteristics**

Over recommended supply voltage and operating temperature ranges, unless otherwise specified (Note 2).

Symbol	Parameter	1 W 20 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Conditions	Min	Тур	Max	Units
DEVICE CH	HARACTERISTICS						
Icc	V <sub>CC</sub> Supply Current	No Load, A	II Inputs at +5V	SOLD STATE	18	33	mA
1+	V+ Supply Current	No load,	$V^{+} = 9V, V^{-} = -9V$		11.3	15	mA
	21 19	All Inputs at 0.8V	V+ = 13.2V, V- = -13.2V		14.3	21	mA
1-	V- Supply Current	or +2V	$V^{+} = 9V, V^{-} = -9V$	E	-9.8	-13	mA
	1007	SM <sup>R</sup>	$V^+ = 13.2V, V^- = -13.2V$		-13.5	-19	mA
RIVER CH	HARACTERISTICS		1812		I TUO		
V <sub>IH</sub>	High Level Input Voltage		100 Ang A-1 A7	2.0	- 1100 1100		V
V <sub>IL</sub>	Low Level Input Voltage	TUOU	13 -013		Pours-	0.8	V
l <sub>IH</sub>	High Level Input Current	$V_{IN} = 5V$	12 -Routs	03	Pins -V	10	μΑ
IIL	Low Level Input Current	$V_{IN} = 0V$	V <sub>IN</sub> = 0V			-1.3	mA
	High Level Output Voltage	$R_L = 3 k\Omega,$ $V^+ = 9V,$	$V_{IN} = 0.8V$ , $V_{IN} = 0.8V$	6	Pigut sut Ordin		٧
	TOUR \$1	_	$V_{IN} = 0.8V$ , $0.8V$ , $0.8$				V
	10 640		$V_{IN} = 0.8V,$ $3.2V, V^- = -13.2V$			13.2	V
V <sub>OL</sub>	Low Level Output Voltage	$R_L = 3 k\Omega,$ $V^+ = 9V,$		-6	-6.8		V
		$R_L = 3 k\Omega,$ $V^+ = +13$	$V_{IN} = 2V$ , 3.2V, $V^- = -13.2V$	-9	-10.5		V
		-	$V_{IN} = 0.8V,$ $3.2V, V^{-} = -13.2V$	-13.2			V
los+	Output High Short Circuit Current	V <sub>O</sub> = 0V, V	/ <sub>IN</sub> = 0.8V	-6		-12	mA
los-	Output Low Short Circuit Current	$V_O = 0V, V$	V <sub>O</sub> = 0V, V <sub>IN</sub> = 2.0V			12	mA
Ro	Output Resistance	$-2V \le V_0$ $V^+ = V^-$	≤ +2V, = V <sub>CC</sub> = 0V	300			Ω
		$-2V \le V_0$ $V^+ = V^-$	≤ +2V, = V <sub>CC</sub> = Open Ckt	300			Ω

Oymboi	raiametei	CONTINUES	*****	1 . 14	IVIGA	l vince
ECEIVER	CHARACTERISTICS					
V <sub>TH</sub>	Input High Threshold	$V_0 \le 0.4V$ , $I_0 = 3.2 \text{ mA}$	1.55	MiA	2.4	٧
VTL	Input Low Threshold	$V_{O} \ge 2.5V$ , $I_{O} = -0.5 \text{mA}$	0.65	1	1.35	V
RIN	Input Resistance	V <sub>IN</sub> = ±3V to ±15V	3.0	105 \$	7	kΩ
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = +15V	3.6	-	8.3	mA
		V <sub>IN</sub> = +3V E-SSOTIVALIT	0.43		1	mA
	eceiver Propagation Delay and Tra Time Test Circuit (Note 6)	V <sub>IN</sub> = -15V	-3.6	net fro Tens Ta	-8.3	mA
		$V_{IN} = -3V$	-0.43		-1	mA
VOH	High Level Output Voltage	$I_{OH} = -0.5 \text{ mA}, V_{IN} = -3V$	2.6	A	W. Va	V
V2	(Note 7)	$I_{OH} = -10 \mu\text{A},  V_{IN} = -3V$	4.0		1	V
		I <sub>OH</sub> = -0.5 mA, V <sub>IN</sub> = Open Circuit	2.6	-ys-	Jilah Iwa-	
VA none		I <sub>OH</sub> = -10 μA, V <sub>IN</sub> = Open Circuit	4.0		1	C359
VOL	Low Level Output Voltage	$I_{OL} = 3.2 \text{ mA}, V_{IN} = +3V$		VO.	0.4	V
IOSR	Short Circuit Current	$V_O = 0V$ , $V_{IN} = 0V$	-1.7	1	-4	mA

Switching Characteristics

Over recommended supply voltage and operating temperature ranges, unless otherwise specified (Note 2).

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER CH	HARACTERISTICS					
t <sub>PHL</sub>	Propagation Delay High to Low	$R_L = 3 k\Omega$ , $C_L = 50 pF$	2013	Ondi	DUUU	THE S
	Description	(Figures 1 and 2)	h et	3	2	μs
tPLH	Propagation Delay Low to High	$R_L = 3 k\Omega$ , $C_L = 50 pF$ (Figures 1 and 2)	15, 16	13,	2	μs
SR1	Output Slew Rate (Note 8)	$R_L = 3 k\Omega$ to $7 k\Omega$ , $C_L = 50 pF$	0,0	0	- 00	1//
	nout Pins	(Figures 1 and 2)	8.4	2,3	30	V/µs
SR2	Output Slew Rate (Note 8)	$R_L = 3 k\Omega$ to $7 k\Omega$ , $C_L = 2500 pF$ (Figures 1 and 2)	17, 16,	12, 14,	30	V/μs
RECEIVER	CHARACTERISTICS 2 0.0+1 ni9 viggue sevio	V+ Positive P				
t <sub>PHL</sub>	Propagation Delay High to Low	$R_L = 1.5 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$	01		50	ns
tpLH	Propagation Delay Low to High	(includes fixture plus probe),	20		85	ns
t <sub>r</sub>	Rise Time	(Figures 3 and 4)			175	ns
tf	Fall Time			green.	20	ns

Note 1: Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of Electrical Characteristics specifies conditions of device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified. Minimum and maximum values are specified as an absolute value and the sign is used to indicate direction.

Note 3: All typicals are given for:  $V_{CC} = +5.0V$ ,  $V^+ = +12.0V$ ,  $V^- = -12V$ ,  $T_A = +25^{\circ}C$ .


Note 4: Only one driver output shorted at a time.

Note 5: Generator characteristics for driver input: f = 64 kHz (128 kbits/sec),  $t_r = t_f < 10$  ns,  $V_{IH} = 3V$ ,  $V_{IL} = 0V$ , duty cycle = 50%.

Note 6: Generator characteristics for receiver input: f = 64 kHz (128 kbits/sec),  $t_r = t_f = 200 \text{ ns}$ ,  $V_{IH} = 5 \text{V}$ ,  $V_{IL} = -5 \text{V}$ , duty cycle = 50%.

Note 7: If receiver inputs are unconnected, receiver output is a logic high.

Note 8: Driver output slew rate is measured from the +3.0V to the -3.0V level on the output waveform. Inputs not under test are connected to V<sub>CC</sub> or GND.



### **Pin Descriptions**


$\begin{array}{ c c c c c }\hline \textbf{Pin \#} & \textbf{Name} & \textbf{Description} \\ \hline 13, 15, 16 & D_{IN} & TTL \ Level \ Driver \ Inputs \\ \hline 5, 6, 8 & D_{OUT} & Driver \ Output \ Pins \\ \hline 2, 3, 4, 7, 9 & R_{IN} & Receiver \ Input \ Pins \\ \hline 12, 14, 17, 18, 19 & R_{OUT} & Receiver \ Output \ Pins \\ \hline 11 & GND & Ground \\ \hline 1 & V^+ & Positive \ Power \ Supply \ Pin \ (+9.0 \le V^+ \le +13.2) \\ \hline 10 & V^- & Negative \ Power \ Supply \ Pin \ (-9.0 \le V^- \le -13.2) \\ \hline 20 & V_{CC} & Positive \ Power \ Supply \ Pin \ (+5V \pm 5\%) \\ \hline \end{array}$		A FEW P - Tel 1 Apple to Miller Famon incomplication				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Description	Name	Pin #		
2, 3, 4, 7, 9		TTL Level Driver Inputs	DIN	13, 15, 16	S	
2, 3, 4, 7, 9 R <sub>IN</sub> Receiver Input Pins  12, 14, 17, 18, 19 R <sub>OUT</sub> Receiver Output Pins  11 GND Ground  1 V+ Positive Power Supply Pin (+9.0 ≤ V+ ≤ +13.2)  10 V− Negative Power Supply Pin (-9.0 ≤ V− ≤ -13.2)  20 V <sub>CC</sub> Positive Power Supply Pin (+5V ±5%)		14 (2) 1 (2) (2) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4	D <sub>OUT</sub>	5, 6, 8		
11 GND Ground  1 V+ Positive Power Supply Pin (+9.0 ≤ V+ ≤ +13.2)  10 V→ Negative Power Supply Pin (-9.0 ≤ V− ≤ -13.2)  20 V <sub>CC</sub> Positive Power Supply Pin (+5V ±5%)		Receiver Input Pins	RIN	2, 3, 4, 7, 9	08	
11 GND Ground  1 V+ Positive Power Supply Pin $(+9.0 \le V^+ \le +13.2)$ 10 V- Negative Power Supply Pin $(-9.0 \le V^- \le -13.2)$ 20 V <sub>CC</sub> Positive Power Supply Pin $(+5V \pm 5\%)$		Receiver Output Pins 8 stold size R wald month	ROUT	12, 14, 17, 18, 19		
Negative Power Supply Pin $(-9.0 \le V = \le -13.2)$ No Positive Power Supply Pin $(+5V \pm 5\%)$ Negative Power Supply Pin $(+5V \pm 5\%)$ Nega		Ground	GND (%b)	11	- C	
20 V <sub>CC</sub> Positive Power Supply Pin (+5V ±5%)	RECEIVER C	Positive Power Supply Pin (+9.0 ≤ V+ ≤ +13.2)	V+	1		
20 Todate Ford Supply 1 III (100 20 A)		Negative Power Supply Pin (-9.0 ≤ V = ≤ -13.2)	CL = HVE	10	08	
Rico Time		Positive Power Supply Pin (+5V ±5%)	Vcc	20	35	
		lise Time			175	

characteristics for receiver input: t=64 kids (128 kblis/sec),  $t_0=t_0=200$  ns,  $V_{\rm BH}=5V$ ,  $V_{\rm BL}=-5V$ , duty cycle =50%.

### **Application Information**

In a typical Data Terminal Equipment (DTE) to Data Circuit Terminating Equipment (DCE) 9-pin de-facto interface implementation, 2 data lines and 6 control lines are required. The data lines are TXD and RXD. The control lines are RTS, DTR, DSRT, DCE, CTS, and RI.

The DS14185 is a 3 x 5 Driver/Receiver and offers a single chip solutuion for the DTE interface. As shown in *Figure 5*, this interface affords direct flow-thru interconnect. For a more conservative design, the user may wish to insert ground traces between the signal lines to minimize cross-





DS14C232

## Low Power + 5V Powered TIA/EIA-232 Dual Driver/Receiver

### **General Description**

The DS14C232 is a low power dual driver/receiver featuring an onboard DC to DC converter, eliminating the need for  $\pm$  12V power supplies. The device only requires a  $\pm$  5V power supply.  $I_{CC}$  is specified at 3.0 mA maximum, making the device ideal for battery and power conscious applications. The drivers' slew rate is set internally and the receivers feature internal noise filtering, eliminating the need for external slew rate and filter capacitors. The device is designed to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). The driver inputs and receiver outputs are TTL and CMOS compatible. DS14C232C driver outputs and receiver inputs meet TIA/EIA-232-E (RS-232) and CCITT V.28 standards.


### **Features**

- Pin compatible with industry standard MAX232, LT1081, ICL232 and TSC232
- Single +5V power supply
- Low power—I<sub>CC</sub> 3.0 mA maximum
- DS14C232C meets TIA/EIA-232-E (RS-232) and CCITT V.28 standards
- CMOS technology
- Receiver Noise Filter
- Package efficiency—2 drivers and 2 receivers
- Available in Plastic DIP, Narrow and Wide SOIC
- packages
   TIA/EIA-232 compatible extended temperature range options:


DS14C232T DS14C232 -40°C to +85°C -55°C to +125°C

Application Information

### **Connection Diagrams**



### **Functional Diagram**



### COMMERCIAL

Absolute	Maximum	Ratings	(Note 1)
----------	---------	---------	----------

Specifications for the 883 version of this product are listed separately on the following pages.

Supply Voltage,  $V_{CC}$  -0.3V to 6V  $V^+$  Pin  $(V_{CC}-0.3)V$  to +14V  $V^-$  Pin +0.3V to -14V Driver Input Voltage -0.3V to  $(V_{CC}+0.3V)$  Driver Output Voltage  $(V^++0.3V)$  to  $(V^--0.3V)$  Receiver Input Voltage  $\pm 25V$  Receiver Output Voltage -0.3V to  $(V_{CC}+0.3V)$ 

Junction Temperature +150°C

Maximum Package Power Dissipation @ 25°C (Note 6)

 N Package
 1698 mW

 M Package
 1156 mW

 WM Package
 1376 mW

### Recommended Operating

	Conditions		Skew it	
4	MENDER O	Min	Max	Units
	Supply Voltage, V <sub>CC</sub>	4.5	5.5	V
	Operating Free Air Temp. (TA)	otaFi well		
	DS14C232C	0 10	+70	°C
	DS14C232T	-40	+85	°C

### Electrical Characteristics Over recommended operating conditions, unless otherwise specified (Note 2)

Symbo	Parameter	Conditi	ons	Min	Тур	Max	Units
DC TO	DC CONVERTER CHARACTERIS	TICS		des et au	in the state		and the
V+	Positive Power Supply	$R_{L} = 3 \text{ k}\Omega$ , C1-C4 = 1.0 $\mu$ F, D	IN = 0.8V Tool Toolog of Ta	imil seed	9.0	ige ed.bi	ionV
V-	Negative Power Supply	$R_L = 3 \text{ k}\Omega$ , $C1-C4 = 1.0 \mu\text{F}$ , D	IN = 2.0V	eniq apiv	-8.5	25 Curre	V
Icc bet	Supply (V <sub>CC</sub> ) Current	No Load ris bahoris at sugars and rist	re for one output is time, if more t	s seglev	1.0	3.0	mA
DRIVE	R CHARACTERISTICS	the $V_{Bi} = 3V_i V_{Bi} = -3V_i t = 50$ kHz.	one for test purposes: t = t; = 200	lovaw tuc	ver AC In	ecell is	Note
VIHIDE	High Level Input Voltage	temperature derails: N Pedicage 15.6 m/	t semperature at +26°C. Above this	2	ylogs ap	Vcc	V
VIL	Low Level Input Voltage		1116 (	GND		0.8	V
l <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> ≥ 2.0V at 1.7 at their mundoen constroyed top		-10	E-282-AF	+10	μΑ
I <sub>IL</sub>	Low Level Input Current	$V_{IN} \le 0.8V$		-10		+10	μΑ
V <sub>OH</sub>	High Level Output Voltage	$R_L = 3 k\Omega$		5.0	8.0		V
V <sub>OL</sub>	Low Level Output Voltage	$R_L = 3 k\Omega$			-7.0	-5.0	٧
I <sub>OS+</sub>	Output High Short Circuit Current	$V_{O} = 0V, V_{IN} = 0.8V$	(Note 3)	-30	-15	-5.0	mA
Ios-	Output Low Short Circuit Current	$V_O = 0V$ , $V_{IN} = 2V$		5.0	11	30	mA
Ro	Output Resistance	$-2V \le V_O \le +2V$ , $V_{CC} = 0V = GND$		300			Ω
RECEI	VER CHARACTERISTICS						
V <sub>TH</sub>	Input High Threshold Voltage	$V_{CC} = 5.0V$			1.9	2.4	V
		V <sub>CC</sub> = 5.0V ±10%			1.9	2.6	٧
V <sub>TL</sub>	Input Low Threshold Voltage			0.8	1.5		V
V <sub>H</sub> Y	Hysteresis	$T_A = 0$ °C to $+85$ °C		0.2	0.4	1.0	٧
		$T_A = -40^{\circ}\text{C to }0^{\circ}\text{C}$		0.1	0.4	1.0	٧
RIN	Input Resistance	$T_A = 0$ °C to $+85$ °C	$-15V \le V_{\text{IN}} \le +15V$	3.0	4.7	7.0	kΩ
		$T_A = -40^{\circ}\text{C to }0^{\circ}\text{C (Note 8)}$		3.0	4.7	10	kΩ
I <sub>IN</sub>	Input Current	$V_{IN} = +15V$	0°C to +85°C	+2.14	+3.75	+5.0	mA
		$V_{IN} = +3V$		+0.43	+0.64	+1.0	mA
		$V_{IN} = -3V$		-1.0	-0.64	-0.43	mA
		$V_{IN} = -15V$		-5.0	-3.75	-2.14	mA
V <sub>OH</sub>	High Level Output Voltage	$V_{IN} = -3V, I_{O} = -3.2 \text{ mA}$		3.5	4.5		V
		$V_{IN} = -3V, I_{O} = -20 \mu A$		4.0	4.9		٧
VOL	Low Level Output Voltage	$V_{IN} = +3V, I_{O} = +3.2 \text{ mA}$			0.15	0.4	٧

### COMMERCIAL

Switching Characteristics Over recommended operating conditions, unless otherwise specified.

Sym	bol	-65°C to	Parar	neter egn	A .qme	Storage Te	Conditions		ng gniwells	Min	Тур	Max	Units
DRIVI	ER CH	ARACTI	ERISTIC	lering, 4 sec.) 23			V8 of V8	.0-	10		e, Vcc	y Voltag	lddns
t <sub>PLH</sub>	2.2.5	Propaga	ation De	lay Low to High	MEH) ()	ESU Hagn	VP1 - 01	Ve.o+ Fig	ure 1		1.0	4.0	μs
t <sub>PHL</sub>		Propaga	ation De	lay High to Low	emo	$R_L = 3  \text{kg}$ $C_1 = 50  \text{p}$	2	NOV) of Vee	nd		1.0	4.0	μς
tsk		Skew  tp	PLH - tp	PHL	inoli	Condi	(VE.0 -	V) of Fig	ure 2		0.1	1.0	μs
SR1	nU .	Output S	Slew Ra	te	R <sub>L</sub> =	$3 k\Omega$ to $7 k\Omega$ ,	$C_L = 50  pF$		ote 7)	4.0	stioV ti	30	V/µs
SR2		Output S	Slew Ra	te (AT) mmeT	R <sub>L</sub> =	$3 k\Omega$ , $C_L = 25$	600 pF	(Vol.	0-	668	4.5	DDC 191	V/µs
RECE	IVER	CHARAC	CTERIS	TICS		DS14C2	12 1101	men orac e	Dissipation (	T sawas	l eneste	num Par	nivet#
tpLH	°	Propaga	ation De	lay Low to High	Input	Pulse Width >	144 000		- A signature of status of		2.9	6.5	μs
t <sub>PHL</sub>				lay High to Low		50 pF	156 mW 376 mW				2.5	6.5	μs
tsk	_	Skew  tp			(Figur	res 3 and 4)					0.4	2.0	μs
	12	8 (P1) 128	Specifie	dth Rejected	(Figur	res 3 and 4)	betinemmo.	T. = 0°C	to +85°C	150 1 A391	0.7	0.5	Wind.
tnw	xald	Typ	n##	diffrejected	(I Igui	Conditions			10°C to 0°C	of Smile	0.7		μS
								25311	RINGTONIS	AHO H	7183V	0.3	μs
shou	uld be o	perated at	these lim	tings" are those value its. The tables of "Ele is defined as positive	ectrical C	haracteristics" spe	cify conditions	or device ope	ration.		a Power		
spec	cified.	10.0	-		V U.5	- Nin' un o			Vi.				
	-			are for one output at						wer dissi	pation ma	ay be exce	eeded.
				$V_{CC} = 5.0V$ .	5. y — y	- 200 HS, VIH -	3v, v <sub>IL</sub> = -3	v, 1 — 30 KHZ.		ISTICS	ACTER	CHARL	RIVER
	e 6: Rat		to ambie	nt temperature at +2	5°C. Abo	ove this temperatu	re derate: N Pa	ckage 15.6 m	W/°C, M Packa	ge 10.6 i	mW/°C a	nd WM P	ackage
			efined as	ΔV/Δt, measured bet	ween ±	3V level.			ge	atioV it	ignl lay	Low Le	ال
Acres				input impedance max				V <sub>IN</sub> ≥ 2.0V		ut Cum			
	+10		-10					$V_{\rm IN} \leq 0.8V$	int	at Curre			
V		0.8	5.0					$R_{L} = 3  \mathrm{k}\Omega$		oV tugi	uO leve		
	- 5.0	-7.0						$\Omega_L = 3  k\Omega$	epst	laV fuq		Low Le	
		-15	08-	(Flote 3)			V8:0 = MI	$V_{\rm O} = 0 V$	ouit Current	hort Cir	High SI		
Am		111					$V_{[N]} = 2V$		suit Current		12 Wo.J		
			300					$-2V \le V_0$ $V_{CO} = 0V$			Resista	Output	Of
									cs	ERIST	PACT	AHO RE	NECEIVI
V		0.1					V	Voc = 5.0			igh Thr		
V							₩01± V	Vcc = 5.0					
			8.0				To the second section of		Voltage	blories		d Juani	
							0 + 85°C	TA = 0°C1				i-lysten	VH)
V		0.4	0.1					06- = AT					
kΩ	7.0	4.7	0.8	≤ V <sub>IN</sub> ≤ +15V	var-			10°0 = AT	1000	93	esistan		N13
Ωxi	01	4.7	3.0			(8 etc	°C to 0°C (N						***
		+8.75	-	- 85°C	0°C to			it+= niV					M
Ām		+0.64	100 pt 10			medite - since or to accept		2+ = viiV					
Am			-										
		-3.75	-5.0					t-=N					
V						Am S	V, lo == -3.1		epet	nV tunt		High Le	
		4.8	4.0	-			V, Io = -20		- Sept	a varqu			
	b.0	0.15			-	and the second second second	LE+ = 01.V		Op. of	lov tur	ici/) leve	Low Le	
								Miles					30

### MIL-STD 883C

### Absolute Maximum Ratings (Note 1) is soon behaviour soon solicities of anishbit was

The 883 specifications are written to reflect the Rel Electrical Test Specifications (RETS) established by National Semiconductor for this product. For a copy of the RETS please contact your local National Semiconductor sales office or distributor.

 $\begin{array}{ll} \mbox{Receiver Input Voltage} & \pm 25 \mbox{V} \\ \mbox{Receiver Output Voltage} & -0.3 \mbox{V to (V_{CC}} + 0.3 \mbox{V)} \end{array}$ 

Maximum Package Power Dissipation @ 25°C (Note 8)

J Package 1520 mW
E Package 2000 mW

Short Circuit Duration, DOUT	Continuous
Storage Temp. Range	-65°C to +150°C
Lead Temp. (Soldering, 4 sec.)	+260°C
ESD Rating (HMB, 1.5 kΩ, 100 pF)	2.5 kV

### Recommended Operating Conditions

Conditions	THA: - HT		
Fig = 3 kG to 7	Min	Max	Units
Supply Voltage, V <sub>CC</sub>	4.5	5.5	ROMINER
Operating Free Air Temp. (T <sub>A</sub> ) DS14C232		+ 125	°C

### Electrical Characteristics Over recommended operating conditions, unless otherwise specified (Note 2)

Symbol	Parameter	Conditions	as in resilience (V.	Min	Max	Units
DEVICE CH	ARACTERISTICS (C1-C4 = $1.0 \mu$ F	) <sup>1-08</sup> apax	usl-In-line Pac	d bee.i-	18	
Icc	Supply (V <sub>CC</sub> ) Current	No Load	and the same of th	Like never no speciele	8.0	mA
DRIVER CH	ARACTERISTICS	s — v <sub>cc</sub>		1	+10	
VIH	High Level Input Voltage	040 33		2	man at M	٧
V <sub>IL</sub>	Low Level Input Voltage				0.8	٧
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> ≥ 2.0V		· ·	100	μΑ
I <sub>I</sub> L	Low Level Input Current	V <sub>IN</sub> = 0V	- ATABLES		100	μΑ
V <sub>OH</sub>	High Level Output Voltage	$R_L = 3 k\Omega$	2070110	5.0	c2	V
V <sub>OL</sub>	Low Level Output Voltage	$R_L = 3 k\Omega$		2	-5.0	٧
I <sub>OS+</sub>	Output High Short Circuit Current	$V_O = 0V$	(Note 3)	-25		mA
IOS ANTOINE	Output Low Short Circuit Current	$V_0 = 0V$		7	25	mA
Ro	Output Resistance	$-2V \le V_O \le +2V$ , $T_A = 25$ °C, $V_{CC} = 0V = GND$		300	Rin2	Ω
RECEIVER	CHARACTERISTICS (C1-C4 = 1.0	μ <b>F</b> ) 1-46/07/41.37				
V <sub>TH</sub>	Input High Threshold Voltage				3.0	٧
V <sub>TL</sub>	Input Low Threshold Voltage	For Complete malicary 653 Specialisate See RETS Date Sheet.		0.2		٧
V <sub>H</sub> Y	Hysteresis 888 308	T <sub>A</sub> = 25°C, +125°C	010	0.1	1.0	٧
	Að	$T_A = -55^{\circ}C$		0.05	1.0	٧
R <sub>IN</sub>	Input Resistance	$V_{IN} = \pm 3V$ and $\pm 15V$ , $T_A = 25$ °C		3.0	7.0	kΩ
V <sub>OH</sub>	High Level Output Voltage	$I_{O} = -3.2 \text{ mA}$		3.5		٧
		$I_{O} = -20 \mu\text{A}$		4.0		٧
V <sub>OL</sub>	Low Level Output Voltage	$I_{O} = +3.2 \text{ mA}$			0.4	٧

### MIL-STD-883C


Switching Characteristics Over recommended operating conditions, unless otherwise specified.

Symbol	Parameter	STOR GROUN DUS	Conditions	fatos (RTRIA synitari	Min	Max	Units
DRIVER CH	ARACTERISTICS (C1-C4 = 1.0	μF) cmoT bao I	eriff to years	for this product, For	nductor	Semico	lanoli
tpinas s	Propagation Delay Low to High	$R_L = 3 k\Omega, C_L = 5$	0 pF	Figures 1 and 2	contact surrells	4.0	μs
t <sub>PHL</sub>	Propagation Delay High to Low	Recomme	V8 of V6.0 -		ooV.	4.0	ingμs
tsk	Skew  t <sub>PLH</sub> - t <sub>PHL</sub>	rollibro"	VAT + of V(8.0			1.0	μs
SR1	Output Slew Rate	$R_L = 3 k\Omega \text{ to } 7 k\Omega$	$C_L = 2500  pF$	(Note 7)	1.5	30	V/µs
RECEIVER	CHARACTERISTICS (C1-C4 = 1	.0 μF) V vique	(VE.0 VI.e	1 VC.0 + +V1	Anatio)	Etreatur)	Driver
tpLH	Propagation Delay Low to High	Input Pulse Width >	10 μs		PostloV	8.0	μs
t <sub>PHL</sub>	Propagation Delay High to Low	$C_L = 50 \text{ pF}$	$(V_{OO} + 0.0V)$		ostloV fu	8.0	μs
tsk	Skew  tpLH - tpHL	(Figures 3 and 4)	(Note 3)	wer Dissipation © 25°C	rege Po	2.0	μs


Electrical Characteristics over recommended


Note 8: Ratings apply to ambient temperature at +25°C. Above this temperature derate: J Package 12.2 mW/°C and E Package 13.3 mW/°C.


### Connection Diagrams (Continued)



V					HTV
		9.0	For Complete Military 883 Specifications See RETS Data Sheet.	Input Low Threshold Voltage	
V	0.1		Order Number DS14C232J/883 or DS14C232E	Hysteresis sisenstayl4	
V	0.1		See NS Package Number E20A or J16A		
	7.0		V <sub>IN</sub> = ±3V and ±15V, T <sub>A</sub> = 25°C	Input Resistance	
		3.5	lo = -8.2 mA		
		4.0	Au 95 - = 01		
·V	0.4		Am S.E+ = 01	Low Level Output Voltage	VOL







### Augus 1990 1991 W FIGURE 2. Driver Switching Waveform

external capacitor; C4-1.9 µF (6.3V). Capacitor va

(±25V). Receivers feature a noise filter and quaranteed hysteresis of 100 mV. Urused receiver input pins may be

Receiver outgut pins are TTL/CMOS compatible. Receiver

### Parameter Measurement Information (Continued) Total Information (Continued)




FIGURE 3. Receiver Load Circuit




FIGURE 4. Receiver Propagation Delays and Noise Rejection (Note 4)

### **Pin Descriptions**

V<sub>CC</sub> (Pin 16)

Power supply pin for the device, +5V ( $\pm 10\%$ ).

V + (Pin 2)

Positive supply for TIA/EIA-232-E drivers. Recommended external capacitor: C4-1.0  $\mu\text{F}$  (6.3V). Capacitor value should be larger than 1  $\mu\text{F}$ . This supply is not intended to be loaded externally.

V- (Pin 6)

Negative supply for TIA/EIA-232-E drivers. Recommended external capacitor: C3-1.0  $\mu$ F (16V). Capacitor value should be larger than 1  $\mu$ F. This supply is not intended to be loaded externally.

C1+, C1- (Pins 1, 3)

External capacitor connection pins. Recommended capacitor: 1.0  $\mu F$  (6.3V). Capacitor value should be larger than 1  $\mu F$ .

C2+, C2- (Pins 4, 5)

External capacitor connection pins. Recommended capacitor: 1.0  $\mu F$  (16V). Capacitor value should be greater than 1  $\mu F$ .

DIN1, DIN2 (Pins 11, 10)

Driver input pins are TTL/CMOS compatible. Inputs of unused drivers may be left open, an internal active pull-up resistor (500 k $\Omega$  minimum, typically 5 M $\Omega$ ) pulls input HIGH. Output will be LOW for open inputs.

D<sub>OUT</sub>1, D<sub>OUT</sub>2 (Pins 14, 7)

Driver output pins conform to TIA/EIA-232-E levels.

TL/F/10744-5

R<sub>IN</sub>1, R<sub>IN</sub>2 (Pins 13, 8)


Receiver input pins accept TIA/EIA-232-E input voltages ( $\pm$ 25V). Receivers feature a noise filter and guaranteed hysteresis of 100 mV. Unused receiver input pins may be left open. Internal input resistor 4.7 k $\Omega$  pulls input low, providing a failsafe high output.

ROUT1, ROUT2 (Pins 12, 9)

Receiver output pins are TTL/CMOS compatible. Receiver output HIGH voltage is specified for both CMOS and TTL load conditions.

**GND** (Pin 15)

Ground Pin.



GND

Rin2

TIA/EIA-232-E

TL/F/10744-9 JA 2785 - T


(RS-232) INPUTS

Rout1

Rout2

TTL/CMOS

OUTPUTS



### DS14C23/egO bebnemmooeR Single Supply TIA/EIA-232 5 x 3 Driver/Receiver

### General Description


Units

The DS14C237 is a five driver, three receiver device which conforms to the TIA/EIA-232-E standard and CCITT V.28 recommendations. This device eliminates ±12V supplies by employing an internal DC-DC converter to generate the necessary output levels from a single +5V supply. Driver slew rate control and receiver noise filtering have also been internalized to eliminate the need for external slew rate control and noise filtering capacitors.

One device is capable of implementing a complete nine pin interface. The combination of its extended operating temperature range and low power requirement makes this device an ideal choice for a wide variety of commercial, industrial, and battery powered applications.

### Features

- Conforms to TIA/EIA-232-E and CCITT V.28
- Internal DC-DC converter
- Operates with single +5V supply
- Low power requirement—I<sub>CC</sub> 10 mA max
- Internal driver slew rate control
- Receiver Noise Filtering
- Operates above 120 kbits/sec
- Direct replacement for MAX237
- Industrial temperature range option-DS14C237T (-40°C to +85°C)



### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-0.3V to +6VSupply Voltage (V<sub>CC</sub>) V+ Pin  $(V_{CC} - 0.3V)$  to +15V10 + 0.3V to -15V V-Pin -0.3V to  $(V_{CC} + 0.3V)$ **Driver Input Voltage** (V  $^+$  + 0.3V) to (V  $^-$  - 0.3V) **Driver Output Voltage** Receiver Input Voltage ± 30V Receiver Output Voltage -0.3V to (V<sub>CC</sub> + 0.3V) Junction Temperature Maximum Package Power Dissipation @ +25°C (Note 6) lordrico eter wels ravish is 2400 mW well N Package Wm 0041 Noise Filtering WM Package

### Recommended Operating Conditions

	Min	Max	Units
Supply Voltage, V <sub>CC</sub>	4.5	5.5	V
Operating Free Air	is a five drive	COCCALOG	
Temperature (T <sub>A</sub> )	TIA/EIA.29	acit at panai	
DS14C237	o Thi O device	+70	ooen °C
DS14C237T	00-540 ame	+ 85 vol	O° emp
ingle +5V supply. Driver si			

natized to eliminate the need for external siew rate control

#### **Electrical Characteristics**

Over recommended operating conditions, unless otherwise specified (Note 2) a guidant aligned of edited and

Symbol	Parameter (0°38+	of O'04-) Condit	tions	Min	Тур	Max	Units
DEVICE CH	HARACTERISTICS	ıl, indus-	ide variety of commercia	for a w	sal choice	vice an ide	
V+	Positive Power Supply	$R_L = 3 k\Omega, C1-C4 = 1$	.0 μF, D <sub>IN</sub> = 0.8V	S Determ	9.0	i bas ,isa	V
V-	Negative Power Supply	$R_L = 3 k\Omega$ , $C1-C4 = 1$	.0 μF, D <sub>IN</sub> = 2.0V	nairi.	-8.5	NO OF	٧
Icc	Supply Current (V <sub>CC</sub> )	No Load	111591	of New Street	6.5	10	mA
DRIVER CI	HARACTERISTICS	7	greenestreschauseng	THE STREET			
V <sub>IH</sub>	High Level Input Voltage	J 74 0.1	24 - 00014	2.0	ruo <sup>0</sup>	V <sub>CC</sub>	V
V <sub>IL</sub>	Low Level Input Voltage	1+ 50	23 pm f <sub>W2</sub>	GND	THO <sup>Q</sup>	0.8	V
I <sub>IH</sub> 50	High Level Input Current	V <sub>IN</sub> ≥ 2.0V	21 - 009	-10	nuo.	10	μΑ
IIL .	Low Level Input Current	V <sub>IN</sub> ≤ 0.8V	20 - Douts	-10	100%	10	μΑ
V <sub>OH</sub>	High Level Output Voltage	$R_L = 3 k\Omega$	100 - S1 2	5.0	7.4		V
V <sub>OL</sub>	Low Level Output Voltage	O tHE	2 17 - Rours	8	6.3	-5.0	V
los+	Output High Short Circuit Current	$V_{O} = 0V, V_{IN} = 0.8V$	(Note 3)	-30	-15	-5.0	mA
Ios- stud	Output Low Short Circuit Current	$V_0 = 0V, V_{IN} = 2.0V$	-53	5.0	v 12	30	mA
Ro	Output Resistance	$-2V \le V_O \le +2V,$ $V_{CC} = GND = 0V$	13 024	300	to		Ω
RECEIVER	CHARACTERISTICS		radminit r	eb10			
V <sub>TH</sub>	Input High Threshold Voltage		DSTUCZOTUM, or OSTAC2STEWN	MYCESS	1.9	2.4	V
V <sub>TL</sub>	Input Low Threshold Voltage	Q self	Lumber M246 or M24A	0.8	1.5	8	V
V <sub>HY</sub>	Hysteresis			0.2	0.4	1.0	V
R <sub>IN</sub> area	Input Resistance	O 00/0		3.0	4.5	7.0	kΩ
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = +15V		2.14	3.8	5.0	mA
240	DAS & THE	V <sub>IN</sub> = +3V		0.43	0.6	1.0	mA
	1 = 1	$V_{IN} = -3V$		-1.0	-0.6	-0.43	mA
200	0 3 3 3	$V_{IN} = -15V$		-5.0	-3.8	-2.14	mA
V <sub>OH</sub>	High Level Output Voltage	$V_{IN} = -3V, I_{O} = -3.2$	mA	3.5	4.5		V
510	0 100	$V_{IN} = -3V, I_{O} = -20$	μΑ	4.0	4.9		٧
VoL	Low Level Output Voltage	$V_{IN} = +3V, I_{O} = +3.2$	mA		0.25	0.4	V

### **Switching Characteristics**

Over recommended operating conditions, unless otherwise specified (Note 4)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER CHA	RACTERISTICS	V <sub>III</sub> O - 12 > 0 - 12 - 12 - 12 - 12 - 12 - 12 - 12 -				
t <sub>PLH</sub>	Propagation Delay LOW to HIGH	$R_L = 3 k\Omega$		0.7	4.0	μs
t <sub>PHL</sub>	Propagation Delay HIGH to LOW	C <sub>L</sub> = 50 pF Figures 1 and 2		0.6	4.0	μs
t <sub>sk</sub>	Skew  tpLH - tpHL	rigures / and 2		0.1	1.0	μs
SR1	Output Slew Rate	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega, C_L = 50 \text{ pF}$	4.0	15	30	V/μs
SR2	Output Slew Rate	$R_L = 3 k\Omega, C_L = 2500 pF$	3.0	5.0		V/μs
RECEIVER C	HARACTERISTICS A VILLE	1.5V 1.5V		$V_{[M]}\left(R_{[M]}\right)$		
t <sub>PLH</sub>	Propagation Delay LOW to HIGH	Input Pulse Width > 10 μs	Water State (Control of the Control	2.0	6.5	μs
t <sub>PHL</sub>	Propagation Delay HIGH to LOW	$C_L = 50 \text{ pF}$ Figures 3 and 4		2.8	6.5	μs
t <sub>sk</sub>	Skew tpLH - tpHL V0.2	*		0.8	2.0	μs
t <sub>nw</sub>	Noise Pulse Width Rejected	V1.07		2.5	1.0	μs

Parameter Measurement Information (Continued)

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.


Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.

Note 3:  $l_{OS}^+$  and  $l_{OS}^-$  values are for one output at a time. If more than one output is shorted simultaneously, the device power dissipation may be exceeded. Note 4: Receiver AC input waveform for test purposes:  $t_f = t_f = 200$  ns,  $V_{IL} = 3V$ ,  $V_{IL} = -3V$ ,  $V_{IL} =$ 

Note 5: All typicals are given for  $V_{CC}=5.0V$  and  $T_A=+25^{\circ}C$ .

Note 6: Ratings apply to ambient temperature at +25°C. Above this temperature derate: N package 20 mW/°C and WM package 13.5 mW/°C.

### **Parameter Measurement Information**



-begg at apsilov Halff tugtuo revisos Figure Figure 1. Driver Load Circuit




FIGURE 2. Driver Switching Waveform

TL/F/11284-5

### Parameter Measurement Information (Continued)




FIGURE 4. Receiver Propagation Delays and Noise Rejection and and according to the second sec

### **Pin Description**

 $V_{CC}$  (Pin 9)—Power supply pin for the device, +5V ( $\pm 10\%$ ).

V+ (Pin 11)—Positive supply for TIA/EIA-232-E drivers. Recommended external capacitor: C4 = 1.0  $\mu$ F (6.3V). This supply is not intended to be loaded externally.

V = (Pin 15)—Negative supply for TIA/EIA-232-E drivers. Recommended external capacitor: C3 = 1.0  $\mu$ F (16V). This supply is not intended to be loaded externally.

C1+, C1- (Pins 10, 12)—External capacitor connection pins. Recommended capacitor—1.0  $\mu$ F (6.3V).

C2+, C2- (Pins 13, 14)—External capacitor connection pins. Recommended capacitor—1.0  $\mu F$  (16V).

**D**<sub>IN</sub> 1–5 (Pins 7, 6, 18, 19, 21)—Driver input pins are TTL/ CMOS compatible. Inputs of unused drivers may be left open, an internal pull-up resistor (500 k $\Omega$  minimum, typically 5 M $\Omega$ ) pulls input to V<sub>CC</sub>. Output will be LOW for open inputs.

D<sub>OUT</sub> 1-5 (Pins 2, 3, 1, 24, 20)—Driver output pins conform to TIA/EIA-232-E levels.

 $R_{IN1}$  1–3 (Pins 4, 23, 16)—Receiver input pins accept TIA/ EIA-232-E input voltages (±15V). Receivers feature a noise filter and guaranteed hysteresis of 200 mV. Unused receiver input pins may be left open. Internal input resistor (5 k $\Omega$ ) pulls input LOW, providing a failsafe HIGH output.

R<sub>OUT</sub> 1-3 (Pins 5, 22, 17)—Receiver output pins are TTL/ CMOS compatible. Receiver output HIGH voltage is specified for both CMOS and TTL load conditions.

GND (Pin 8)-Ground Pin.

FIGURE 2. Driver Switching Waveform



### DS14C238 Single Supply TIA/EIA-232 4 x 4 Driver/Receiver

### General Description

The DS14C238 is a four driver, four receiver device which conforms to the TIA/EIA-232-E standard and CCITT V.28 recommendations. This device eliminates  $\pm\,12V$  supplies by employing an internal DC-DC converter to generate the necessary output levels from a single  $+\,5V$  supply. Driver slew rate control and receiver noise filtering have also been internalized to eliminate the need for external slew rate control and noise filtering capacitors.

The combination of its extended operating temperature range and low power requirement makes this device an ideal choice for a wide variety of commercial, industrial, and battery powered applications.

#### **Features**

■ Conforms to TIA/EIA-232-E and CCITT V.28


Absolute Maximum Ratings

phase contact the Netional Seniconductor Sales Office/Distributors for availability and specifications.

- Internal DC-DC converter
- Operates with single +5V supply
- Low power requirement—I<sub>CC</sub> 10 mA max
- Internal driver slew rate control
- Receiver noise filtering
- Operates above 120 kbits/sec
- Direct replacement for MAX238
- Industrial temperature range option—DS14C238T (-40°C to +85°C)

### **Connection Diagram**

### **Functional Diagram**



### **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (Vcc) -0.3V to +6VV+ Pin  $(V_{CC} - 0.3V)$  to +15V V-Pin +0.3V to -15V **Driver Input Voltage** -0.3V to  $(V_{CC} + 0.3V)$ **Driver Output Voltage** (V + +0.3V) to (V - -0.3V)Receiver Input Voltage Receiver Output Voltage -0.3V to  $(V_{CC} + 0.3V)$ Junction Temperature Maximum Package Power Dissipation @ +25°C (Note 6) lordrigo ellar were sevish Is 2400 mW N Package WM Package 1400 mW

Storage Temp. Range -65°C to +150°C Lead Temp. (Soldering, 4 Seconds) +260°C Short Circuit Duration (D<sub>OUT</sub>) Continuous

### Recommended Operating Conditions

	Min	Max	Units
Supply Voltage, VCC	4.5	5.5	V
Operating Free Air Tem	p. (T <sub>A</sub> )	DOUGH FOR	1 400
DS14C238	0	+70	°C
DS14C238T	-40	+85	°C
dens azu z sossumme odu			110001


essary output levels from a single +5V supply. Driver slaw

nalized to eliminate the need for external slew rate control

### **Electrical Characteristics**

Over recommended operating conditions, unless otherwise specified. (Note 2) 1990 belong the specified of the

Symbol	Parameter	(-40°C to +85°C	Conditions		ariety of co	Min	Тур	Max	Units
DEVICE C	HARACTERISTICS				dions.	applice	berswoo	Dattery	
V+	Positive Power Supply	$R_L = 3 k\Omega$ , C1-C4 =	1.0 μF, D <sub>IN</sub>	= 0.8V		r etito	9.0		٧
V-	Negative Power Supply	$R_L = 3 k\Omega$ , C1-C4 =	1.0 μF, D <sub>IN</sub>	= 2.0V	RALSIL	ICI III	-8.0	HIOW	٧
Icc	Supply Current (V <sub>CC</sub> )	No Load					7.0	10	mA
DRIVER C	HARACTERISTICS	*10		24 tes D	0	1 2000			
VIH	High Level Input Voltage	412 T 74.9.1		23 R <sub>M3</sub>		2.0	1000	V <sub>CC</sub>	٧
VIL	Low Level Input Voltage	+ [ 62+		22 R <sub>OUTS</sub>		GND	S	0.8	٧
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> ≥ 2.0V		21 - Qui		-10	Rour	+10	μΑ
IIL 34,0,	Low Level Input Current	V <sub>IN</sub> ≤ 0.8V		47009 - 05	55	-10	1	+10	μΑ
V <sub>OH</sub>	High Level Output Voltage	$R_L = 3 k\Omega$		18 D <sub>H2</sub>	3r C)	5.0	7.4		٧
V <sub>OL</sub>	Low Level Output Voltage			To gen Rouga	12	8-0	-6.3	-5.0	٧
los+	Output High Short Circuit Current	$V_0 = 0V, V_{IN} = 0.8V$	(Note 3)	18 Jan Rusa (5 Jan V		-30	-15	-5.0	mA
I <sub>OS</sub> -	Output Low Short Circuit Current	$V_0 = 0V, V_{IN} = 2.0V$		13 == 02+		5.0	12	30	mA
Ro tree	Output Resistance	$-2V \le V_0 \le +2V, V_0$	cc = GND =	OV	Military Communication Co.	300	10.2112		Ω



Parameter Measurement Information

### **Electrical Characteristics** (Continued)

Over recommended operating conditions, unless otherwise specified. (Note 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ECEIVER C	HARACTERISTICS	2 000 2				
V <sub>TH</sub>	Input High Threshold Voltage	GNO ANO A		1.9	2.4	٧
V <sub>TL</sub>	Input Low Threshold Voltage		0.8	1.5	6	V
V <sub>HY</sub>	Hysteresis	PRODUCE I. DITS OF FORG CRECINI	0.2	0.4	1.0	V
R <sub>IN</sub>	Input Resistance		3.0	4.5	7.0	kΩ
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = +15V	2.14	3.8	5.0	mA
		$V_{IN} = +3V$	0.43	0.6	+1.0	mA
	VQ more manufacture measures	$V_{IN} = -3V$	-1.0	-0.6	-0.43	mA
	And Annual Annua	$V_{IN} = -15V$	-5.0	-3.8	-2.14	mA
V <sub>OH</sub>	High Level Output Voltage	$V_{IN} = -3V, I_{O} = -3.2 \text{ mA}$	- VE3.5	4.5		V
		$V_{IN} = -3V, I_{O} = -20 \mu\text{A}$	4.0	4.9°		٧
VOL	Low Level Output Voltage	$V_{IN} = +3V, I_{O} = +3.2 \text{ mA}$	- Va-	0.25	0.4	V

### Switching Characteristics Tolland guideline about & 217004

Over recommended operating conditions, unless otherwise specified. (Note 4)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER CHA	RACTERISTICS TUOV C	VIN Own R SOme				
t <sub>PLH</sub>	Propagation Delay LOW to HIGH	$R_L = 3 k\Omega$		0.7	4.0	μs
t <sub>PHL</sub>	Propagation Delay HIGH to LOW	C <sub>L</sub> = 50 pF (Figures 1 and 2)		0.6	4.0	μs
t <sub>sk</sub>	Skew  tpLH-tpHL   Strive			0.1	1.0	μs
SR1	Output Slew Rate	$R_L = 3k\Omega$ to $7 k\Omega$ , $C_L = 50 pF$	4.0	15	30	V/µs
SR2	Output Slew Rate	$R_L = 3 k\Omega$ , $C_L = 2500 pF$	3.0	5.0		V/µs
RECEIVER C	HARACTERISTICS					
t <sub>PLH</sub>	Propagation Delay LOW to HIGH	Input Pulse Width > 10 μs		2.0	6.5	μs
t <sub>PHL</sub>	Propagation Delay HIGH to LOW	$C_L = 50  pF$		2.8	6.5	μs
tsk	Skew   t <sub>PLH</sub> -t <sub>PHL</sub>	(Figures 3 and 4)		0.8	2.0	μs
t <sub>NW</sub>	Noise Pulse Width Rejected	(Figures 3 and 4)	A CONTRACTOR OF THE	2.5	1.0	μs

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative, All voltages are referenced to ground unless otherwise specified.

Note 3:  $l_{OS}+$  and  $l_{OS}-$  values are for one output at a time. If more than one output is shorted simultaneously, the device power dissipation may be exceeded. Note 4: Receiver AC input waveform for test purposes:  $t_r = t_f = 200$  ns,  $V_{IL} = 3V$ ,  $V_{IL} = -3V$ ,  $t_I = 64$  kHz (128 kbits/sec). Driver AC input waveform for test purposes:  $t_r = t_f \le 10$  ns,  $V_{IH} = 3V$ ,  $V_{IL} = 0V$ ,  $t_I = 64$  kHz (128 kbits/sec).

Note 5: All typicals are given for  $V_{CC} = 5.0 \text{V}$  and  $T_A = +25 ^{\circ}\text{C}$ .

Note 6: Ratings apply to ambient temperature at +25°C. Above this temperature derate: N package 20 mW/°C and WM package 13.5 mW/°C.




FIGURE 2. Driver Switching Waveform




FIGURE 4. Receiver Propagation Delays and Noise Rejection

Note & Retings apply to emblent temperature at + 15°C. Above this temperature at + 15°C. Above this temperature denote N peckage 20 mW/°C and WM package 13.5 mW/°C.

iriputs.

V+ (pin 11)-Positive supply for TIA/EIA-232-E drivers. Recommended external capacitor: C4 = 1.0  $\mu$ F (6.3V). This supply is not intended to be loaded externally.

V - (pin 15)—Negative supply for TIA/EIA-232-E drivers. Recommended external capacitor: C3 = 1.0  $\mu$ F (16V). This supply is not intended to be loaded externally.

C1+, C1- (pins 10 and 12)-External capacitor connection pins. Recommended capacitor - 1.0 µF (6.3V).

C2+, C2- (pins 13 and 14)-External Capacitor connection pins. Recommended capacitor - 1.0 µF (16V).

D<sub>IN</sub> 1-5 (pins 7, 6, 8, 18, 19, and 21)—Driver input pins are TTL/CMOS compatible. Inputs of unused drivers may be


Dout 1-5 (pins 2, 3, 1, 24, and 20)-Driver output pins conform to TIA/EIA-232-E levels.

RIN1 1-3 (pins 4, 23, and 16)—Receiver input pins accept TIA/EIA-232-E input voltages (±15V). Receivers feature a noise filter and guaranteed hysteresis of 200 mV. Unused receiver input pins may be left open. Internal input resistor (5 k $\Omega$ ) pulls input LOW, providing a failsafe HIGH output.

Rout 1-3 (pins 5, 22, and 17)—Receiver output pins are TTL/CMOS compatible. Receiver output HIGH voltage is specified for both CMOS and TTL load conditions.

GND (pin 8)-Ground Pin. Storie a most also of fuetto visites

# Receiver Noise Filtering ■ Coorates above 120 kbits/sec # TRI-STATE Receiver Outputs to Direct replacement for MAX239





1-25



# DS14C239 OS 14C239 Dual Supply TIA/EIA-232 3 x 5 Driver/Receiver

### **General Description**


The DS14C239 is a three driver, five receiver device which conforms to the TIA/EIA-232-E standard and CCITT V.28 recommendations. This device eliminates — 12V supply by employing an internal DC-DC converter to generate the necessary output levels from a single +5V supply and a positive voltage power supply (+7.5V to +13.2V). Driver slew rate control and receiver noise filtering have also been internalized to eliminate the need for external slew rate control and noise filtering capacitors. With the addition of TRI-STATE® receiver outputs, device power consumption is kept to a minimum.

The combination of its low power requirement and extended operating temperature range makes this device an ideal choice for a wide variety of commercial, industrial, and battery powered applications.

#### **Features**

- Conforms to TIA/EIA-232-E and CCITT V.28 model and
- Internal DC-DC converter
- Low power requirement: I + = 10 mA max model and loc = 1 mA max
- Internal driver slew rate control manual sidiasomoo 20MO ITT
- Receiver Noise Filtering
- Operates above 120 kbits/sec
- TRI-STATE Receiver Outputs
- Direct replacement for MAX239
- Industrial temperature range option—DS14C239T (-40°C to +85°C)


### **Connection Diagram**



TL/F/11283-1

Order Number DS14C239N, DS14C239WM, DS14C239TN or DS14C239TWM See NS Package Number M24B or N24A

### **Functional Diagram**



2.6

1.0

0.8

0.2

1.5

0.5

V

V

V

V

			n Rating	S (Note 1) are required,	Storage Te	mperature					
please	contact	the Natio	nal Semicor	nductor Sales	Lead Temp						260°C
			ability and sp	ecifications.	Short Circu	it Duration	(DOUT)	SPRINCES	THE R. P. LEWIS CO., LANSING, MICH.	cont	inuous
	/oltage (V <sub>C</sub>	1	0.01	-0.3V to +6V							7.357.877
V+ Pin V- Pin		4.5		0.3V) to +15V +0.3V to -15V	Recon		ea C	•			
	put Voltage	3.8	The second second	to (V <sub>CC</sub> + 0.3V)	Condit				iput Garn		Units
	utput Volta			to (V = - 0.3V)	Supply Vol					<b>Max</b> 5.5	V
	r Input Volt	3 80-	-1.0	±30V	Supply Pin					13.2	V
	r Output Vo	200	0.3-0.3V	to (V <sub>CC</sub> + 0.3V)	Operating I	Free Air Te	mp. (T	4)			
Junction	Temperat	ure 3.A		+150°C 8	DS14C2	William Control of the Control of th		V lugitio 0 ve J rig +70			°C V
		Power Dis	sipation @ +:	25°C (Note 6)	DS14C2	391			40	+85	°C
N Pac	kage ackage	0.25		2400 mW 1400 mW	= -1.V8+ =	M/N					JOY
	Voc		2.4	EN						H	
			eristics conditions, u	nless otherwise speci	fied (Note 2)		egath	Input Vo		I .	N.A.
Symbol	OF 4	Paramet	er	C	onditions	NAV.	taess	Min	Тур	Max	Unit
DEVICE C	HARACTE	RISTICS	01-	Perent C Vers	> M0 esV =	100	Image	O coasia	in I franchi		mal
ν-	Negative	Power Sup	pply	$R_L = 3 k\Omega, C1, C2$	$= 1.0  \mu F, D_{I}$	N = 2.0V			-9.5	1	V
1+	Supply C	urrent (V+)	)	No Load		80	teht	Hosti	4	10	mA
Icc	Supply C	urrent (V <sub>CC</sub>	)	No Load	otherwise s	ns, unless	oilibrios	poltera	0.1	1.0	mA
material t	HARACTE		nišš	Conditions			yole	Param		- 1	Symbo
VIH	High Lev	el Input Vol	tage					2.0	STERIS	Vcc	V
VIL	0.5	el Input Vol			DIE = JA	HEIHO	LOWI	GND	рвовае	0.8	HV
IIH EN	0.0	el Input Cui		V <sub>IN</sub> ≥ 2.0V (S bens	- O <sub>C</sub> = 50 p	WOJ 61	HDIH	-10	repaget	+10	μА
III Srt	O.F.	el Input Cur		V <sub>IN</sub> ≤ 0.8V	- 140 (15) (V			-10	Kew Itel	+10	μА
VOH		el Output V		TO FIGURE TO A DE YOUR	DE = JFL			5.0	8.7		V
V <sub>OL</sub>		el Output V		30 00 = 2500 nF			-	oteR wi	-8.0	-5.0	V
los+		P. C. 1	ircuit Current	$V_{O} = 0V, V_{IN} = 0.8$				-40	-20	-5.0	mA
los-			ircuit Current	$V_{O} = 0V, V_{IN} = 2.0$				5.0	16	40	VimA
Ro	Output R	esistance		$-2V \le V_O \le +2V,$ $V_{CC} = V^+ = GND$	Input Puls	HDIH o		300	ilepaqot ilepaqoeti	7	Ω
		TERISTICS	3	(# kirus	(Figures 3			unt-u	kew lp:	2	Na.
							-	MIT /S	-		T
VTH	Input Hig	h Threshold	d Voltage	T <sub>A</sub> = 25°C (V bms					2	2.4	- Vot

Note 4: Receiver AC input waveform for test purposes:  $\xi=\eta=200$  ns,  $V_{\rm HL}=3V_{\rm F}/t_{\rm H}=64$  kHz (126 khtlls/sec). Driver AC input waveform for test purposes:  $\xi=\eta<\eta$  ns,  $V_{\rm HL}=3V_{\rm F}/t_{\rm H}=3V_{\rm F}/t_{\rm H}=64$  kHz (126 kblis/sec).

 $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ 

 $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ 

 $T_A = 25^{\circ}C$ 

VTL

VHY

Input Low Threshold Voltage

Hysteresis

### **Electrical Characteristics** (Continued)

Over recommended operating conditions, unless otherwise specified (Note 2)

Symbol	Parameter Parameter	runseque T bas	Conditions	Min	Тур	Max	Units
RECEIVE	R CHARACTERISTICS (Continu	ied)	V8+ 51,V8,0-		(:	oltage (Voc	Supply V
RIN	Input Resistance	remmosef	- 0.8V) to +15V	0.8Vo	4.5	7.0	kΩ
I <sub>IN</sub>	Input Current	$V_{IN} = +15V$	+0.8V-to-15V	2.14	3.8	5.0	mA
athrU	sold niti	$V_{IN} = +3V$	(VE,0 + 50V) of V	0.43	0.6	1.0	mA
	26) 4.5 5.5 7.5 13.2	$V_{IN} = -3V$	5 (ACO A) O) (A	-1.0	-0.6	-0.43	mA
	(AT) gmeT	$V_{IN} = -15V$	V to (Vec++0.3V) = 0	5.0	-3.8	-2.14	mA
VOH	High Level Output Voltage	$V_{IN} = -3V, I_{C}$	$_{0} = -3.2  \text{mA}^{-}$	3.5	4.5	uteregmeT	tollo Vil
	-40 +85	$V_{IN} = -3V, I_{C}$	$_{0}=-20\mu\text{A}$	4.0	4.9	n Package	Lamb V/
VOL	Low Level Output Voltage	$V_{IN} = +3V, I_{C}$	$_{0} = +3.2  \text{mA}$		0.25	0.4	V
V <sub>IH</sub>	High Level Input Voltage		EN	2.4		Vcc	V
VIL	Low Level Input Voltage	10 marin 1	No. and the second second second	GND	PROB ISI	0.8	V
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> ≥ 2.4V	HIDS do estimatino senura	-10	Superodo	+10	μА
IIL I	Low Level Input Current	V <sub>IN</sub> ≤ 0.8V	00	-10	Paramen	+10	μА
loz	Output Leakage Current	$\overline{\text{EN}} = V_{\text{CC}}, \text{ov}$	' ≤ R <sub>OUT</sub> ≤ V <sub>CC</sub>	-10	0.1	+10	μΑ

Absolute Maximum Ratings (Note 1)

### **Switching Characteristics**

Over recommended operating conditions, unless otherwise specified (Note 4)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER CHA	RACTERISTICS		enelic	W hoort la	vo Edolel ov	LaV
t <sub>PLH</sub>	Propagation Delay LOW to HIGH	$R_L = 3 k\Omega$	enetic	0.7	4.0	μs
t <sub>PHL</sub>	Propagation Delay HIGH to LOW	C <sub>L</sub> = 50 pF (Figures 1 and 2) VO.S ≤ MV	topon	0.7	4.0	μs
t <sub>sk</sub>	Skew tplH-tpHL	(Figures Faria 2)	houses	0	1.0	μs
SR1	Output Slew Rate	$R_L=3k\Omega$ to 7 $k\Omega$ , $C_L=50$ pF, $V^+\leq 10.35V$	4.0	nucl17 le	30	V/µs/
SR2	Output Slew Rate	$R_L = 3 \text{ k}\Omega, C_L = 2500 \text{ pF},$ $V^+ \le 10.35V$	3.0	6.4	Low Levi Output H	V/µs
RECEIVER	HARACTERISTICS	$VOS = \mu_0 V$ , $VO = \rho_0 V$ ins	Cheuft Cun	Trorie wo	Jagaro	los"
t <sub>PLH</sub>	Propagation Delay LOW to HIGH	Input Pulse Width > 10 μs		2.1	6.5	μs
t <sub>PHL</sub>	Propagation Delay HIGH to LOW	C <sub>L</sub> = 50 pF (Figures 3 and 4)		2.9	6.5	μs
t <sub>sk</sub>	Skew   t <sub>PLH</sub> -t <sub>PHL</sub>	(Figures 3 and 4)	80	0.8	2.0	μs
tpLZ	s s	(Figures 5 and 7)	egatloV bit	0.25	2.0	μs
tpzL a	2 2	TA = -47°C to +85°C		0.70	2.0	μs
t <sub>PHZ</sub>	0.8 1.5	(Figures 5 and 6)	id Voltage	0.25	2.0	μs
t <sub>PZH</sub>	0.2 0.5	$T_A = 26^{\circ}$		0.70	2.0	μs
t <sub>nw</sub> 0	Noise Pulse Width Rejected	(Figures 3 and 4)		2.0	1.0	μs

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.


Note 3:  $l_{OS}^+$  and  $l_{OS}^-$  values are for one output at a time. If more than one output is shorted simultaneously, the device power dissipation may be exceeded. Note 4: Receiver AC input waveform for test purposes:  $t_f = t_f = 200$  ns,  $V_{IL} = 3V$ ,  $V_{IL} = -3V$ ,  $t_f = 64$  kHz (128 kbits/sec). Driver AC input waveform for test purposes:  $t_f = t_f \le 10$  ns,  $V_{IH} = 3V$ ,  $V_{IL} = 0V$ ,  $t_f = 64$  kHz (128 kbits/sec).

Note 5: All typicals are given for  $V_{CC} = 5.0V$  and  $T_A = +25^{\circ}C$ ,  $V^+ = 10.35V$ .


Note 6: Ratings apply to ambient temperature at +25°C. Above this temperature derate: N package 20 mW/°C and WM package 13.5 mW/°C.

TL/F/11283-5

### Parameter Measurement Information problem of information problem in the manual of the



**FIGURE 1. Driver Load Circuit** 



**FIGURE 2. Driver Switching Waveform** 





FIGURE 3. Receiver Load Circuit



### Parameter Measurement Information (continued) Information transpared Information (continued) Informati




FIGURE 5. Receiver Disable Load Circuit




FIGURE 6. Receiver TRI-STATE Timing (tpHZ, tpZH)




FIGURE 7. Receiver TRI-STATE Timing (tpLZ, tpZL)

### **Pin Descriptions**

 $V_{CC}$  (pin 4)—Power supply pin for the device, +5V ( $\pm 10\%$ ).

V+ (pin 5)—Positive supply for TIA/EIA-232-E drivers. Specified at 7.5V minimum and 13.2V maximum.

V<sup>-</sup> (pin 8)—Negative supply for TIA/EIA-232-E drivers. Recommended external capacitor: C2 = 1.0  $\mu$ F (16V). This supply is not intended to be loaded externally.

C1+, C1- (pins 6, 7)—External capacitor connection pins. Recommended capacitor—1.0 µF (16V).

EN (pin 14)—Controls the Receiver output TRI-STATE Circuit. A High level on this pin will disable the Receiver Output.

**D**<sub>IN</sub> 1-3 (pins 24, 23, 16)—Driver input pins are TTL/CMOS compatible. Inputs of unused drivers may be left open, an internal pull-up resistor (500 k $\Omega$  minimum, typically 5 M $\Omega$ ) pulls input to V<sub>CC</sub>. Output will be LOW for open inputs.

TL/F/11283-8

D<sub>OUT</sub> 1-3 (pins 19, 20, 13)—Driver output pins conform to TIA/EIA-232-E levels.

 $R_{IN}$  1–5 (pins 2, 21, 18, 12, 9)—Receiver input pins accept TIA/EIA-232-E input voltages ( $\pm$ 15V). Receivers feature a noise filter and guaranteed hystresis of 100 mV. Unused receiver input pins may be left open. Internal input resistor (5 k $\Omega$ ) pulls input LOW, providing a failsafe HIGH output.

Rout 1-5 (pins 1, 22, 17, 11, 10)—Receiver output pins are TTL/CMOS compatible. Receiver output HIGH voltage is specified for both CMOS and TTL load conditions.

GND (pin 3)-Ground pin.



### DS14C241aO bebnemmoceR Single Supply TIA/EIA-232 4 x 5 Driver/Receiver

### **General Description**

The DS14C241 is four driver, five receiver device which conforms to the TIA/EIA-232-E standard and CCITT V.28 recommendations. This device eliminates ±12V supplies by employing an internal DC-DC converter to generate the necessary output levels from a single +5V supply. Driver slew rate control and receiver noise filtering have also been internalized to eliminate the need for external slew rate control and noise filtering capacitors. With the addition of TRI-STATE® receiver outputs and a shutdown mode, device power consumption is kept to a minimum.

The combination of its low power requirement and extended operating temperature range makes this device an ideal choice for a wide variety of commercial, industrial, and battery powered applications


#### **Features**

■ Conforms to TIA/EIA-232-E and CCITT V.28

Absolute Maximum Ratings

If Military/Aerospace specified devices are required. Office/Distributors for svallability and specifications.

- Internal DC-DC converter
- Operates with single +5V supply Usasage T notable
- Low power requirement—I<sub>CC</sub> 10 mA max
- Shutdown mode—I<sub>CX</sub> 10 µA max (3 stol/) 0°35 + ®
- Internal driver slew rate control
- Receiver noise filtering
- Operates above 120 kbits/sec
- TRI-STATE receiver outputs
- Direct replacement for MAX241
- Industrial temperature range option—DS14C241T (-40°C to +85°C)



### **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ ) -0.3V to +6V V+ Pin ( $V_{CC} - 0.3V$ ) to +15V V- Pin +0.3V to -15V Driver Input Voltage -0.3V to ( $V_{CC} + 0.3V$ ) Driver Output Voltage (V+ +0.3V) to (V- -0.3V) Receiver Input Voltage  $\pm 30V$ 

Receiver Output Voltage -0.3V to (V<sub>CC</sub> + 0.3V)

Junction Temperature +150°C

Maximum Package Power Dissipation

M Package Touthoo even well revint to 1520 mW

Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 4 sec.) +260°C Short Circuit Duration (D<sub>OUT</sub>) continuous

### Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	) V
Operating Free Air Temp. (TA)		ON PORT OF	197
DS14C241	0	+70	°C
DS14C241T	-40	+85	°C

necessary output levels from a single +5V supply. Driver slew rate control and receiver noise filtering have also been

internalized to eliminate the need for external slew rate con-

### **Electrical Characteristics**

Over recommended operating conditions, unless otherwise specified (Note 2)

Symbol	Parameter 10 Inches	m Direct replac	Min	Тур	Max	Units	
DEVICE C	CHARACTERISTICS	net fahtzubhil le	range makes this device an ideal	perature	ng tem	operation	
V+	Positive Power Supply	$R_L = 3 k\Omega$ , C1-	$R_L = 3 \text{ k}\Omega$ , $C1-C4 = 1.0 \mu\text{F}$ , $D_{IN} = 0.8 \text{V}$			tery po	V
٧-	Negative Power Supply	$R_L = 3 k\Omega$ , C1-	-C4 = 1.0 μF, D <sub>IN</sub> = 2.0V		-8.0		V
Icc	Supply Current (V <sub>CC</sub> )	No Load MS 10 S 1			8.5	10	mA
I <sub>CX</sub>	Supply Current Shutdown	$R_L = 3 k\Omega, SD$	$R_L = 3 k\Omega$ , $SD = V_{CC}$			10	μΑ
VIH	High Level Enable Voltage	1 + No. 0 1	SD 400 - 28	2.4	Donra	Vcc	٧
VIL	Low Level Enable Voltage			GND	Doutt	0.8	٧
Iн	High Level Enable Current		26 — Pours	-10	DON'S	+10	μΑ
I <sub>IL</sub>	Low Level Enable Current		25 - SHUTDOV <del>IX (20)</del>	-10	19112	+10	μΑ
DRIVER C	CHARACTERISTICS	O.uA	23 - Rus	a l	- Civil		
VIH	High Level Input Voltage		D <sub>IN</sub> O - 22 S	2.0	DINI	Vcc	V
VIL	Low Level Input Voltage		21 - 000	GND	ROUTE "	0.8	V
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> ≥ 2.0V	20 - Q <sub>MS</sub>	-10	T MIN	+10	μΑ
l <sub>IL</sub>	Low Level Input Current	$V_{IN} \le 0.8V$	arupi — er	-10	GHA	+10	μΑ
V <sub>OH</sub>	High Level Output Voltage	$R_L = 3 k\Omega$	Y Y1	5.0	7.5	L.	V
VOL	Low Level Output Voltage		16 02-	81	-6.5	-5.0	V
los+	Output High Short Circuit Current	V <sub>O</sub> = 0V, V <sub>IN</sub> =	15 P- C2+ V8.0 =	-30	-115	-5.0	mA
los-	Output Low Short Circuit Current	V <sub>O</sub> = 0V, V <sub>IN</sub> =	= 2,0V	5.0	12	30	mA
Ro	Output Resistance		$-2V$ , $V_{CC} = GND = 0V$	300	der Nu	10	Ω
RECEIVE	R CHARACTERISTICS		mentally resistance in the resistance	Get On			
V <sub>TH</sub>	Input High Threshold Voltage				1.9	2.4	V
VTL	Input Low Threshold Voltage	-0 2100°		0.8	1.5		V
V <sub>HY</sub>	Hysteresis			0.2	0.4	1.0	V
R <sub>IN</sub>	Input Resistance	- Outside			4.5	7.0	kΩ

Parameter Measurement Information

### Electrical Characteristics (Continued)

Over recommended operating conditions, unless otherwise specified (Note 2)

Symbol	Parameter	Conditions			Тур	Max	Units
RECEIVER	R CHARACTERISTICS (Conti	inued)	I POWER OF THE PERSON NAMED IN COLUMN TO THE PERSON NAMED IN COLUM				
I <sub>IN</sub> Input Current		V <sub>IN</sub> = +15V		2.14	3.8	5.0	mA
4-185114	$V_{IN} = +3V$		0.43	0.6	1.0	mA	
		V <sub>IN</sub> = -3V <sub>IN</sub> 1 Driver Load Circ/VC - V <sub>IN</sub>		-1.0	-0.6	-0.43	mA
	$V_{IN} = -15V$		-5.0	-3.8	-2.14	mA	
V <sub>OH</sub> High Level Output Voltage		$V_{IN} = -3V$ , $I_{O} = -3.2 \text{ mA}$	CONTRACTOR OF THE PARTY OF THE	3.5	4.6		V
	$V_{IN} = -3V, I_{O} = -20 \mu A$	V2.1 3 (N)	4.0	4.9		V	
V <sub>OL</sub>	Low Level Output Voltage	$V_{IN} = +3V, I_{O} = +3.2 \text{ mA}$	STILL STATES AND THE STATES OF		0.25	0.4	V
V <sub>IH</sub>	High Level Input Voltage	programmy.	EN ARTHUR OR THE PROPERTY OF T	2.0		Vcc	٧
VIL	Low Level Input Voltage		1 1/2 VE+	GND		0.8	V
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> ≥ 2.0V	10 / 170	o <sup>©</sup> −10 <sup>V</sup>		+10	μΑ
I <sub>IL</sub>	Low Level Input Current	$V_{IN} \leq 0.8V$	A	-10		+10	μΑ
loz	Output Leakage Current	EN = V <sub>CC</sub> , 0V ≤ R <sub>OUT</sub> ≤ V <sub>CC</sub>		-10		+10	μΑ

Switching Characteristics

Over recommended operating conditions, unless otherwise specified (Note 4)

Symbol	Parameter	Conditions		Тур	Max	Units
DRIVER CH	ARACTERISTICS	03 - 11 - 11				
t <sub>PLH</sub>	Propagation Delay LOW to HIGH	$R_L = 3 k\Omega$		0.7	4.0	μs
t <sub>PHL</sub>	Propagation Delay HIGH to LOW	C <sub>L</sub> = 50 pF		0.6	4.0	μs
tsk	Skew  tpLH-tpHL	(Figures 1 and 2)		0.1	1.0	μs
SR1	Output Slew Rate	$R_L = 3 k\Omega$ to $7 k\Omega$ , $C_L = 50 pF$		15	30	V/µs
SR2	Output Slew Rate	$R_L = 3 \text{ k}\Omega, C_L = 2500 \text{ pF}$ 3.0				V/µs
RECEIVER	CHARACTERISTICS	VP 3 - W		9)v		
t <sub>PLH</sub>	Propagation Delay LOW to HIGH	Input Pulse Width > 10 μs	A company common	2.0	6.5	μs
t <sub>PHL</sub>	Propagation Delay HIGH to LOW	$C_L = 50 pF$		2.8	6.5	μs
tsk	Skew tpLH-tpHL	(Figures 3 and 4)	A THE COLUMN TO SECURE A STATE	0.8	2.0	μs
t <sub>PLZ</sub>		(Figures 5 and 7)	(	0.10	2.0	μs
tpZL	10			0.6	2.0	μs
t <sub>PHZ</sub> (Figures 5 and 6)			0.2	2.0	μs	
t <sub>PZH</sub>	toise neiscaen	Recolver Probagation Delays and	, P. 11/4 [12,714]	0.6	2.0	μs
t <sub>NW</sub>	Noise Pulse Width Rejected	(Figures 3 and 4)		2.5	1.0	μS


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.


Note 3: IOS+ and IOS- values are for one output at a time. If more than one output is shorted simultaneously, the device power dissipation may be exceeded. Note 4: Receiver AC input waveform for test purposes:  $t_r = t_f = 200$  ns,  $V_{IH} = 3V$ ,  $V_{IL} = -3V$ , f = 64 kHz (128 kbits/sec). Driver AC input waveform for test purposes:  $t_r = t_f \le$  10 ns,  $V_{IH} =$  3V,  $V_{IL} =$  0V, f = 64 kHz (128 kbits/sec).

Note 5: All typicals are given for  $V_{CC} = 5.0V$  and  $T_A = +25^{\circ}C$ .

Note 6: Ratings apply to ambient temperature at +25°C. Above this temperature derate: WM package 14.3 mW/°C.



### 



### FIGURE 7. Receiver TRI-STATE Timing (tpLZ, tpZL)

### **Pin Descriptions**

 $V_{CC}$  (pin 11)—Power supply pin for the device, +5V ( $\pm 10\%$ ).

V+ (pin 13)—Positive supply for TIA/EIA-232-E drivers. Recommended external capacitor: C4 = 1.0  $\mu$ F (6.3V). This supply is not intended to be loaded externally.

V = (pin 17)—Negative supply for TIA/EIA-232-E drivers. Recommended external capacitor: C3 = 1.0  $\mu$ F (16V). This supply is not intended to be loaded externally.

C1 $^+$ , C1 $^-$  (pins 12 and 14)—External capacitor connection pins. Recommended capacitor—1.0  $\mu F$  (6.3V).

C2+, C2- (pins 15 and 16)—External capacitor connection pins. Recommended capacitor—1.0  $\mu F$  (16V).

EN (pin 24)—Controls the Receiver output TRI-STATE Circuit. A HIGH level on this pin will disable the Receiver Output

SHUTDOWN (SD) (pin 25)—A High on the SHUTDOWN pin will lower the total I<sub>CC</sub> current to less than 10  $\mu$ A. Providing a low power state.


 $\textbf{D}_{\textbf{IN}}$  1–4 (pins 7, 6, 20 and 21)—Driver input pins are TTL/CMOS compatible. Inputs of unused drivers may be left open, an internal pull-up resistor (500 k $\Omega$  minimum, typically 5 M $\Omega$ ) pulls input to V $_{CC}$ . Output will be LOW for open inputs.

Dout 1-4 (pins 2, 3, 1 and 28)—Driver output pins conform to TIA/EIA-232-E levels.

 $R_{IN}$  1–5 (pins 9, 4, 27, 23 and 18)—Receiver input pins accept TIA/EIA-232-E input voltages (±15V). Receivers feature a noise filter and guaranteed hysteresis of 200 mV. Unused receiver input pins may be left open. Internal input resistor (5  $k\Omega$ ) pulls input LOW, providing a failsafe HIGH output.


ROUT 1-5 (pins 8, 5, 26, 22 and 19)—Receiver output pins are TTL/CMOS compatible. Receiver output HIGH voltage is specified for both CMOS and TTL load conditions.


GND (pin 10)—Ground pin.






### Typical Performance Characteristics of notions of the menuse of the menu






### Slew Rate vs Cap. Load vs VCC ilel ed yam a (One Driver) $\mathsf{T}_\mathsf{A}$




TL/F/11281-13





TL/F/11281-14

#### Driver Slew Rate vs Cap. Load vs Number of Drivers



TL/F/11281-15

# Typical Performance Characteristics (Continued) 3.0V GND SD 3 kΩ Vout GND Generator SO pF

FIGURE 8. Driver Shutdown (SD) Delay Test Circuit




FIGURE 9. Driver Shutdown (SD) Delay Timing Waveforms

TL/F/11281-17


See MS Packago Number MSA20

Typical data only.

Symbol	Parameter	Conditions	Тур	Units
t <sub>PHS</sub>	Propagation Delay High to SD	V <sub>CC</sub> = 5V(Notes 7 and 8)	124	μs
t <sub>PLS</sub>	Propagation Delay Low to SD T <sub>A</sub> = 25°C		110	μs
tpsh	Propagation Delay SD to High		114	μs
tpsL	Propagation Delay SD to Low		97	μs

Note 7: Sample size = 10 parts; 3 different datecodes.

Note 8: All drivers are loaded as shown in Figure 8.





### DS14C335 + 3.3V Supply TIA/EIA-232 3 x 5 Driver/Receiver

### **General Description**

The DS14C335 is three driver, five receiver device which conforms to TIA/EIA-232-E and CCITT V.28 standard specifications. This device employs an internal DC-DC converter to generate the necessary output levels from a  $\pm 3.3$ V power supply. A SHUTDOWN (SD) mode reduces the supply current to 10  $\mu\text{A}$  maximum. In the SD mode, one receiver is active, allowing ring indicator (RI) to be monitored. PC Board space consumption is minimized by the availability of Shrink Small Outline Packaging (SSOP).


This device's low power requirement and small footprint makes it an ideal choice for Laptop and Notebook applications.

#### **Features**

■ Conforms to TIA/EIA-232-E and CCITT V.28 specifications

Typical Performance Characteristics (continued)

- Operates with single +3.3V power supply
- Low power requirement—I<sub>CC</sub> 20 mA maximum
- SHUTDOWN mode—I<sub>CX</sub> 10 µA maximum
- One Receiver (R5) active during SHUTDOWN
- Operates up to 128 kbps—Lap-Link® Compatible
- Flow through pinout
- 4V/µs minimum Slew Rate guaranteed
- Inter-operates with +5V UARTs
- Available in 28-lead SSOP EIAJ Type II package



Office/Distributors for avail Supply Voltage (V <sub>CC</sub> )	-0.3V to +6V	Supply Voltage	(V <sub>CC</sub> ) 3.0 3.6 er Capacitors (C1–C5) 0.47	μF
V <sup>+</sup> Pin 4.2 4.1	$(V_{CC} - 0.3V)$ to +14V		Air Temperature (T <sub>A</sub> )	HTV
V Pin 8.5 0.5	+0.3V to -14V	DS14C335	0 +70	°C
Input Voltage (DIN, SD)  Driver Output Voltage	-0.3V  to  +5.5V (V <sup>+</sup> + 0.3V) to (V <sup>-</sup> - 0.3V)	DS14C335T	egaticV bloriseniT wo J highi	°C
Receiver Input Voltage	±25V			
Receiver Output Voltage	$-0.3V$ to ( $V_{CC} + 0.3V$ )			
Junction Temperature	0.8 +150°C	Viv = ±3V to ±16	inout Resistance	
Storage Temperature Range Lead Temperature (Soldering	-65°C to +150°C 4 sec.) +260°C	$V_{IN} = +15V$	Input Current	
Short Circuit Duration (DOUT)	03.7	V6+ = MV		
Maximum Package Power Dis	ssipation @ +25°C	$V_{HI} = -3V$		
SSOP MSA Package Derate MSA Package 10.3	1286 mW mW/°C above +25C			
ESD Rating (HBM, 1.5 kΩ, 10	0 pF) ≥ 2.0 kV		High Level Output Voltage	

Electrical Characteristics

Over recommended operating conditions, SD = 0.8V, unless otherwise specified. (Notes 2, 3)

Symbol	Parameter	Conditions			Min	Тур	Max	Units
EVICE CH	IARACTERISTICS							
V+	Positive Power Supply	No Load	D <sub>IN</sub> = 0.8V			+9.3		٧
V-	Negative Power Supply	$C1-C5 = 0.47 \mu\text{F}$	D <sub>IN</sub> = 2.0V			-9.0		٧
Icc	Supply Current	No Load			11.5	20	mA	
I <sub>CX</sub>	SHUTDOWN Supply Current	$R_L = 3 k\Omega$ , $SD = V_C$	C, 5.5V			1.0	10	μΑ
V <sub>IH</sub>	High Level Enable Voltage			SD	2.0			٧
$V_{IL}$	Low Level Enable Voltage				GND		0.8	٧
I <sub>IH</sub>	I <sub>IH</sub> High Level Enable Current	$2.0V \le V_{IN} \le 5.5V$	0°C to +85°C				+2.0	μΑ
		-40°C to 0°C				+4.0	μΑ	
I <sub>IL</sub>	Low Level Enable Current	$\text{GND} \leq \text{V}_{\text{IN}} \leq \text{0.8V}$			-2.0			μΑ
RIVER CH	IARACTERISTICS							
V <sub>IH</sub>	High Level Input Voltage	D <sub>IN</sub>		2.0			٧	
$V_{IL}$	Low Level Input Voltage				GND		0.8	٧
l <sub>IH</sub>	High Level Input Current	$2.0V \leq V_{\text{IN}} \leq 5.5V$					+1.0	μΑ
I <sub>IL</sub>	Low Level Input Current	$\text{GND} \leq \text{V}_{\text{IN}} \leq \text{0.8V}$			-1.0			μΑ
V <sub>OH</sub>	High Level Output Voltage	$R_L = 3 k\Omega$			+5.0	+7.1	1.7	٧
VOL	Low Level Output Voltage					-6.3	-5.0	٧
los+	Output High Short Circuit Current	$V_0 = 0V, V_{IN} = 0.8V \text{ (Note 7)}$			-40	-16.5	-8	mA
los-	Output Low Short Circuit Current	V <sub>O</sub> = 0V, V <sub>IN</sub> = 2.0V (Note 7)			6	12.3	40	mA
Ro	Output Resistance	$-2V \le V_O \le +2V, V_{CC} = GND = 0V$		300			Ω	

Electrical Characteristics (Continued)

Over recommended operating conditions, SD = 0.8V, unless otherwise specified. (Notes 2, 3)

Symbo			meter			onditions	Min	Тур	Max	Units
RECEIVE	R CHAR	ACTERIST	TICS (Note	e 4)	Supply Voltage	V9 + of VE.0 -			oltage (Voc	V viagu8
V <sub>TH</sub>		ut High Th			PROPERTY SAME OF THE PARTY OF T	; - 0,3V) to +14V V8.0	32V)	1.4	2.4	NV Pin
O*	07+-	0			R5, 2.0V ≤ SD	≤ 5.5V 1 - of V8.0+		2.0	2.8	NA biu
VTL	Inp	ut Low Thr	reshold Vo	oltage	R1-R5, SD =	0.8V	0.4	1.1	Rago (DIN),	٧
					R5, 2.0V ≤ SD	≤ 5.5V	0.1	0.5	effeV Juani	V
V <sub>HY</sub>	Ну	steresis				IV to (Vog + 0.3V)	0 - 50	300	Output Vo	mV
R <sub>IN</sub>	Inp	ut Resista	nce		$V_{IN} = \pm 3V$ to	±15V0*087+	3.0	3.8	7.0	kΩ
I <sub>IN</sub>	Inp	ut Current		142	$V_{IN} = +15V$	-66°C to +150°C	2.14	e Hange	5.0	mA
					$V_{IN} = +3V$	continuous	0.43	(mus(D) o	1.0	mA
					$V_{IN} = -3V$	+25°C	1.0	Power Di	-0.43	mA
					$V_{IN} = -15V$	1286 mW	-5.0	90	-2.14	mA
V <sub>OH</sub>	Hig	jh Level Ou	utput Volta	age	$V_{IN} = -3V, I_{C}$	H = →1 mA ≤	2.4 0	3.1 a.	ing (HBM,	SVD Ret
					$V_{IN} = -3V, I_{C}$		2.8	3.28	O lonk	V
V <sub>OL</sub>	Lo	w Level Ou	tput Volta	ge (old)		DU = +2 mA = 0 = 02	e conditions	0.23	0.4	Ver rec
etinU	Max	Typ	nité		inions	Conc	7	Paramete		
								istics	IARACTER	VICE OF
V		£.9±			$D_{IN} = 0.8V$	No Load		us tewor	Positive I	
V		0.0-			$D_{INI} = 2.0V$	C1-C5 = 0.47 μF	ylagı	Power St	Negative	
	20	11.5						menu	Supply 0	
An		1.0			V8.8 k	RL = 3 KO, SD = Vox	ly Current	WW Supp	SHUTDO	
V			0.9	gs			Voltage		veul rigiH	
	8.0		GM8				Voltage	elden3 le	Low Leve	
Aaj	0.5-				0°C to +85°C	2.0V ≤ V <sub>IN.</sub> ≤ 5.5V		al Enable	High Levi	
					- 40°C to 0°C					
						GND ≤ V <sub>IN</sub> ≤ 0.8V	Current	el Enable	Low Leve	
								ROTTER	ARACTER	IVER CI
V			2,0		MO		egatio	al Input V		
V			GND				egetic	V tugni is	Low Leve	
	+1.0					2.0V ≤ V <sub>IM</sub> ≤ 5.5V	urrent	el Input O		
			0.1-			V8.0 ≥ V <sub>INI</sub> ≥ 0.8V		al Input Co	Low Leve	
٧			+5.0			Ωi ε = JA	egafloV	el Output	High Lav	
V	-5.0						Voltage	fuqtuO te	Low Levi	.10
Am	8-	-16.5	05-		(Note 7)	$V_Q = \theta V, V_{IN} = 0.8V$		igh Short arent	Output H Circuit Or	
	40	12.3	a		(Note 7)	$V_0 = 0V, V_{BV} = 2.0V$			Output Le	
Arsı										

Parameter Measurement Information

## **Switching Characteristics**

Over recommended operating conditions, SD = 0.8V, unless otherwise specified. (Note 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
RIVER CH	ARACTERISTICS	GENERATOR S SOA R S				
t <sub>PLH</sub>	Propagation Delay LOW to HIGH	$R_L = 3 k\Omega$	0.1	0.6	1.0	μs
t <sub>PHL</sub>	Propagation Delay HIGH to LOW	$C_L = 50 \text{ pF}$ (Figures 1 and 2)	0.1	0.6	1.0	μs
tsk	Skew  tpLH-tpHL  thus 12 2 2 2 2 2	URE 1. Oriver Propagation Delay and Slaw I	219	0	0.2	μs
SR1	Output Slew Rate	${\rm R_L}=3~{\rm k}\Omega$ to 7 k $\Omega,$ ${\rm C_L}=50~{\rm pF}$ (Figure 2)	4	13	30	V/µs
SR2	Output Slew Rate	$R_L = 3 k\Omega$ , $C_L = 2500 pF$ (Figure 2)	4	10	30	V/µs
t <sub>PLS</sub>	Propagation Delay LOW to SD	(Figures 5 and 6)	MA	0.48		ms
t <sub>PSL</sub>	Propagation Delay SD to LOW	$R_{L} = 3 k\Omega$ $C_{I} = 50 pF$		1.88		ms
t <sub>PHS</sub>	Propagation Delay HIGH to SD	GC = 50 PF		0.62		ms
t <sub>PSH</sub>	Propagation Delay SD to HIGH	(\$ 10 4) (10 = (16) 31AN H336 1		1.03		ms
ECEIVER	CHARACTERISTICS	- vo vo -A	700V			
t <sub>PLH</sub>	Propagation Delay LOW to HIGH	C <sub>L</sub> = 50 pF	0.1	0.4	1.0	μs
t <sub>PHL</sub>	Propagation Delay HIGH to LOW	(Figures 3 and 4)	0.1	0.6	1.0	μs
tsk	Skew tpLH-tpHL gainst of A	IGURE 2. Driver Propagation Dalay and Star	1	0.2	0.8	μs
t <sub>PLS</sub>	Propagation Delay LOW to SD	(Figures 7 and 8)		0.13		μs
t <sub>PSL</sub>	Propagation Delay SD to LOW	$R_{L} = 1 k\Omega$ $C_{I} = 50 pF$		1.0		μs
t <sub>PHS</sub>	Propagation Delay HIGH to SD	R1-R4 Only	暖	0.19		μs
tpsh	Propagation Delay SD to HIGH	R SO-PONT	Dispersion and the second	0.58	ENIX MINUS STATE	μs

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for  $V_{CC}=3.3V$  and  $T_A=\pm25^{\circ}C$ .

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Receiver characteristics are guaranteed for SD = 0.8V. When SD = 2.0V, receiver five (R5) is active and meets receiver parameters in SHUTDOWN (SD) mode, unless otherwise specified.

Note 5: Generator characteristics for driver input: f = 64 kHz (128 kbits/sec),  $t_r = t_f < 10$  ns,  $V_{IH} = 3V$ ,  $V_{IL} = 0V$ , duty cycle = 50%.

Note 6: Generator characteristics for receiver input: f = 64 kHz (128 kbits/sec),  $t_r = t_f = 200$  ns,  $V_{IH} = 3V$ ,  $V_{IL} = -3V$ , duty cycle = 50%.

Note 7: Only one driver output shorted at a time.




FIGURE 5, Driver SHUTDOWN (SD) Delay Test Circuit





FIGURE 6. Driver SMUTDOWN (SD) Delay Timlog

## **Parameter Measurement Information**



TL/F/11734-3 FIGURE 1. Driver Propagation Delay and Slew Rate Test Circuit




FIGURE 2. Driver Propagation Delay and Slew Rate Timing





FIGURE 3. Receiver Propagation Delay Test Circuit






FIGURE 5. Driver SHUTDOWN (SD) Delay Test Circuit




FIGURE 6. Driver SHUTDOWN (SD) Delay Timing

TL/F/11734-7

#### Parameter Measurement Information (Continued)




FIGURE 7. Receiver SHUTDOWN (SD) Delay Test Circuit




FIGURE 8. Receiver SHUTDOWN (SD) Delay Timing

### **Pin Descriptions**

 $V_{CC}$  (Pin 3). Power supply pin for the device, +3.3V ( $\pm 0.3V$ ).

 $\text{V}^+$  (Pin 1). Positive supply for TIA/EIA-232-E drivers. Recommended external capacitor—0.47  $\mu\text{F}$  (16V). This supply is not intended to be loaded externally.

V<sup>-</sup> (Pin 25). Negative supply for TIA/EIA-232-E drivers. Recommended external capacitor—0.47  $\mu$ F (16V). This supply is not intended to be loaded externally.

C1+, C1- (Pins 6, 24). External capacitor connection pins. Recommended capacitor—0.47  $\mu$ F (6.3V).

C2+, C2- (Pins 2, 4). External capacitor connection pins. Recommended capacitor—0.47  $\mu F$  (16V).

C3+, C3- (Pins 28, 26). External capacitor connection pins. Recommended capacitor—0.47 µF (6.3V).

SHUTDOWN (SD) (Pin 23). A High on the SHUTDOWN pin will lower the total I<sub>CC</sub> current to less than 10  $\mu$ A, providing a low power state. In this mode receiver R5 remains active. The SD pin should be driven or tied low (GND) to disable the shutdown mode.

TL/F/11734-10

D<sub>IN</sub> 1-3 (Pins 7, 8, 9). Driver input pins are JEDEC 3.3V standard compatible.

Dout 1-3 (Pins 22, 21, 20). Driver output pins conform to TIA/EIA-232 -E levels.

**R<sub>IN</sub>** 1–5 (Pins 19, 18, 17, 16, 15). Receiver input pins accept TIA/EIA-232-E input voltages ( $\pm$ 25V). Receivers guarantees hysteresis of TBD mV. Unused receiver input pins may be left open. Internal input resistor (5 k $\Omega$ ) pulls input LOW, providing a failsafe HIGH output.

Rout 1-5 (Pins 10, 11, 12, 13, 14). Receiver output pins are JEDEC 3.3V standard compatible.


GND (Pin 27). Ground Pin.

## **Application Information**

9-Pin SERIAL PORT APPLICATION

In a typical Data Terminal Equipment (DTE) to Data Circuit-Terminating Equipment (DCE) 9-pin de-facto interface implementation, 2 data lines and 6 control lines are required. The data lines are TXD and RXD and the control lines are RTS, DTR, DSR, DCD, CTS and RI. The DS14C335 is a 3 x 5 Driver/Receiver and offers a single chip solution for the DTE interface as shown in Figure 9.

Ring Indicator (RI) is used to inform the DTE that an incoming call is coming from a remote DCE. When the DS14C335 is in SHUTDOWN (SD) mode, receiver five (R5) remains active and monitors RI circuit. This active receiver (R5) alerts the DTE to switch the DS14C335 from SHUTDOWN to active mode.



galbavong Au Dr april seel of menua pol late FIGURE 9. Typical DTE Application

a low power state. In this mode receiver R5 remains active. The SD pin should be driven or fied low (GND) to disable Day 1-8 (Pins 7, 8, 9), Oriver input pins are JEDEC 3.3V

Doug 1-3 (Pine 22, 21, 20). Driver output pins conform to

antaes hysteresis of TBD mV. Unused receiver input plns

Rour 1-5 (Fins 10, 11, 12, 13, 14). Receiver output pins are JEDEC 2.3V standard compatible.

#### **Application Information (Continued)**

#### MOUSE DRIVING

The DS14C335 was tested for drive current under the following mouse driving conditions:

- Two driver outputs set at V<sub>OH</sub> and their outputs were tied together (paralleled), sourcing current to supply the V+ terminal of the mouse electronics
- One driver output set at V<sub>OL</sub> to sink the current from the V- terminal of the mouse electronics
- · One receiver was used to accept data from the mouse
- Power Supply Voltage (V<sub>CC</sub>): 3.0V to 3.6V

Completion of the testing (performed by National's Data Transmission Applications Group and a major PC manufacturer) concluded that the DS14C335 and it's DC-DC Convertor supplied adequate drive capability to power a typical PC mouse. The mouse tested was specified with the following conditions:

10 mA at +6V (1) (2) (2) (3) (5) (6) (6) (7)

Since driver current is limited, it is recommended that newer lower power mice be specified for battery powered applications. Using older high power mice is wasteful of precious battery charge.

#### **EXTERNAL DC-DC CONVERTOR COMPONENTS**

The DS14C335 with it's unique DC-DC Convertor triples the power supply voltage (3.0V) to +9.3V and then inverts it to a -9V potential. This unique convertor **ONLY** requires 5 external surface mount 0.47  $\mu$ F capacitors. The five identical components were chosen to simplify PCB layout and the procurement of components. The DS14C335's DC-DC Convertor also provides a larger signal swing (higher at RS-232 standard data rates) which translates to more noise margin for the rejection of ground potential differences, induced

noise, and crosstalk compared to other DC-DC convertor schemes which only provide limited signal swing and limited noise margin.

#### DC-DC CONVERTOR CAPACITORS

The use of polarized capacitors is not required. However, if they are used, the polarity indicated in the DS14C335 Functional Diagram must be honored for proper operation. Surface mount capacitors or ceramic capacitors may be used, however, for optimal efficiency, capacitors with a low effective series resistance (ESR) should be used. Values in the low Ohms( $\Omega$ ) is normally acceptable.

#### INTEROPERATION WITH +5V UARTS


The DS14C335 provides full RS-232 driver output levels and a single chip solution for the popular 9-pin defacto serial port. This device may be used in either pure +3V applications or mixed power supplied +3V/+5V applications. The Driver Input (DIN) and ShutDown (SD) input pins can directly accept full +5V levels without the need for any external components. The Receiver Output (ROUT) is specified at 2.4V minimum while sourcing 1 mA. This level is compatible with standard TTL thresholds. For a complete discussion on "Interoperation of the DS14C335 with +5V UARTs" please see National Application Note AN-876.

#### **POWER DISSIPATION IN REAL RS-232 APPLICATIONS**

The DS14C335 DC-DC Convertor uses special circuitry that helps limit the increase in power supply current as frequency increases. A complete description of power dissipation and calculations for RS-232 applications can be found in National Application Note AN-914 titled "Understanding Power Requirements in RS-232 Applications". Typical performance curves are also located in this datasheet for quick reference.

## **Typical Performance Characteristics**






+5V levels without the need for any external to The Recuiver Output (ROUT) is specified at

TL/F/11734-12


#### **Supply Power vs Data Rate**



Data Rate (kbps)


TL/F/11734-14

#### **Driver Output vs Data Rate**



TL/F/11734-16


#### **Supply Current vs Frequency** vs Driver Loads



f - Frequency (kHz)

TL/F/11734-13

#### success to little Supply Current vs and replo pried another Frequency (Receiver)



f - Frequency (kHz)

TL/F/11734-15

## DS14C535 + 5V Supply TIA/EIA-232 3 x 5 Driver/Receiver

### **General Description**

The DS14C535 is three driver, five receiver device which conforms to TIA/EIA-232-E and CCITT V.28 standard specifications. This device employs an internal DC-DC converter to generate the necessary output levels from a +5V power supply. A SHUTDOWN (SD) mode reduces the supply current to 10  $\mu\text{A}$  maximum. In the SD mode, one receiver is active, allowing ring indicator (RI) to be monitored. PC Board space consumption is minimized by the availability of Shrink Small Outline Packaging (SSOP).


This device allows an easy migration path to the 3V DS14C335. The packages are the same. The N/C pins on the DS14C535 are not physically connected to the chip. Board layout for the DS14C335 will accommodate both devices.

This device's low power requirement and small footprint makes it an ideal choice for Laptop and Notebook applications.

#### **Features**

- Pin compatible with DS14C335
- Conforms to TIA/EIA-232-E and CCITT V.28 specifications
- Operates with single +5V power supply
- Low power requirement—I<sub>CC</sub> 10 mA maximum
- SHUTDOWN mode—I<sub>CX</sub> 10 µA maximum
- One Receiver (R5) active during SHUTDOWN
- Operates up to 128 kbps—Lap-Link® Compatible
- Flow through pinout Wm 5.01 apploan AZM etailed
- 4V/µs minimum Slew Rate guaranteed
- Available in 28-lead SSOP EIAJ Type II package
- Only four 0.1 µF capacitors required for the DC-DC converter

ADVANCE INFORMATION



### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \text{Supply Voltage (V_{CC})} & -0.3 \text{V to } +6 \text{V} \\ \text{V}^+ \text{ Pin} & (\text{V}_{CC} - 0.3 \text{V}) \text{ to } +14 \text{V} \\ \text{V}^- \text{ Pin} & +0.3 \text{V to } -14 \text{V} \end{array}$ 

Storage Temperature Range 3 + 619 - 65°C to +150°C Lead Temperature (Soldering 4 sec.) +260°C +260°C

Short Circuit Duration (D<sub>OUT</sub>) Continuous Maximum Package Power Dissipation @ +25°C

SSOP MSA Package 10.3 mW/°C above +25°C

ESD Rating (HBM,  $1.5~\mathrm{k}\Omega$ ,  $100~\mathrm{pF}$ ) and muminima a  $\geq 2.0~\mathrm{kV}$ 

# Recommended Operating Conditions

 Min
 Max
 Units

 Supply Voltage (V<sub>CC</sub>)
 4.5
 5.5
 V

 Operating Free Air Temperature (T<sub>A</sub>)
 V
 V
 V

 DS14C535
 0
 +70
 °C

 DS14C535T
 -40
 +85
 °C

DC-DC Converter Capacitors (C1-C4)

Recommended range of values is 0.1  $\mu$ F to 0.68  $\mu$ F,  $\pm$ 20%. For more detail refer to application information section of this data sheet.

DS14C335. The padiages are the same. The NVC pins on the DS14C535 are not physically connected to the chip.

### **Electrical Characteristics**

Over recommended operating conditions, SD = 0.8V, unless otherwise specified. (Notes 2, 3)

Symbol	Parameter		ditions			Тур	Max	Units
DEVICE CH	ARACTERISTICS	-BDN	dela sonderiori cur	s quaque.	7 101 6010	no isebi r	naxes it al ions.	
V <sup>+</sup>	Positive Power Supply	No Load	D <sub>IN</sub> = 0.8V		74-7	+9.3		V
٧-	Negative Power Supply	$C1-C4 = 0.1 \mu\text{F}$	D <sub>IN</sub> = 2.0V	me	Diagr	-9.0	Conne	V
Icc	Supply Current	No Load					10	mA
Icx	SHUTDOWN Supply Current	$R_L = 3 k\Omega$ , $SD = V_{CO}$			1535	1.0	10	μΑ
V <sub>IH</sub>	High Level Enable Voltage	10 -13		SD	2.0	1	-+V	V
V <sub>IL</sub>	Low Level Enable Voltage	35V - 75 13		GND	GND		0.8	V
I <sub>IH</sub>	High Level Enable Current	$2.0V \le V_{IN} \le 5.5V$	0°C to +85°C	02%	20.50		+2.0	μА
	HWOOTUHE OF	000	-40°C to 0°C	3/11	261-	8	+4.0	μΑ
I <sub>IL</sub>	Low Level Enable Current	$GND \le V_{IN} \le 0.8V$	N (SO)	SHUTBON	-2.0	8.1	5/K	μΑ
DRIVER CH	IARACTERISTICS	DIN O		57000		1	- I Hig	
V <sub>IH</sub>	High Level Input Voltage		D <sub>IN</sub>	ETUOR	2.0	0	- EMIG	V
V <sub>IL</sub>	Low Level Input Voltage	0192 0		1 818	GND	01	0.8	V
I <sub>IH</sub>	High Level Input Current	$2.0V \le V_{\text{IN}} \le 5.5V$		RHS	1	11	+1.0	μА
I <sub>I</sub> L	Low Level Input Current	$GND \le V_{IN} \le 0.8V$		31615	-1.0	21	- ATUON	μΑ
V <sub>OH</sub>	High Level Output Voltage	$R_L = 3 k\Omega$		RINS	+5.0	TBD	- aruon	V
V <sub>OL</sub>	Low Level Output Voltage			TLAFA	Terri stancison	TBD	-5.0	V
I <sub>OS+</sub>	Output High Short Circuit Current	$V_0 = 0V, V_{1N} = 0.8V$	(Note 7)	15 Ace	-40	amber DS OS 14C53	-8	mA
I <sub>OS</sub> -	Output Low Short Circuit Current	$V_0 = 0V, V_{1N} = 2.0V$	(Note 7)		6		40	mA
Ro	Output Resistance	$-2V \le V_O \le +2V, V_O$	cc = GND = 0V		300			Ω

## **Electrical Characteristics** (Continued)

Over recommended operating conditions, SD = 0.8V, unless otherwise specified. (Notes 2, 3)

Symbol	Parameter		Conditions		Min	Тур	Max	Units
RECEIVER	CHARACTERISTICS (N	lote 4)				RETTOS	HARACTE	RIVER C
V <sub>TH</sub>	Input High Threshold	Voltage	R1-R5, SD = 0.8V (1) E = 18	HOH	of WOJ v	1.4	2.4	Val
su	0.1 6.0 1.0		R5, 2.0V ≤ SD ≤ 5.5V	WOJ	of HEIH to	2.0	2.8	V
V <sub>TL</sub>	Input Low Threshold	Voltage	R1-R5, SD = 0.8V		0.8	1.1,	Slow	V
VIps	4 13 30	igus 2)	R5, 2.0V ≤ SD ≤ 5.5V		0.1	0.5	TuqtuO	V
VHY	Hysteresis	(3.0	AL = 3 kG, CL = 2500 pF /Floun		0.2	Slew Rate	1.0	V
RIN	Input Resistance		$V_{IN} = \pm 3V \text{ to } \pm 15V$	QE	3.0	3.8	08q 7.0	kΩ
IIN	Input Current		$V_{IN} = +15V$	W	2.14	ation Dela	5.0	mA
am	0.62		$V_{IN} = +3V$	as	0.43	sleQ noits	0.601.0	mA
em	1.03		$V_{IN} = -3V$	HE	-1.0	ation Deta	-0.43	mA
			$V_{IN} = -15V$		-5.0	DITZIAL	-2.14	B mA
VOH	High Level Output V	oltage	$V_{IN} = -3V$ , $I_{OH} = -3.2 \text{ mA}$	HOR	of 3.5 Jy	ation Deta	Propag	V
	0.1 0.6 1.0		$V_{IN} = -3V$ , $I_{OH} = -20 \mu A$	WOJ	01 4.0	ation Dela	pagorq	V
VoL	Low Level Output Vo	oltage	$V_{IN} = +3V$ , $I_{OL} = +3.2 \text{ mA}$			0.23	0.4	V
Sai	0.13		(Figures 7 and 8)	ge.	of WOJ y	ation Dela	Propaga	PLS
	0,3							
	91.0		CL = 50 pF R1-R4 Only					
	0.68			HE	IH of G8 y	ation Dela	Propaga	

Note it: "Absolute Maximum Ratings" are those yelues beyond which the safety of the device carnot be guaranted. They are not meant to imply that the device carnot be operated at those limits. The tables of "Electrical Characterides" specify conductor for device operation.

is 3: Current into device pins as relined as posaive. Current out of device pins is defined as negative. All voltages are referenced to ground unless observes sellbut. The observer obstructionistics are guaranteed for SO = 0.0V. Whan SD = 2.0V, receiver the (RS) is octive and meets receiver parameters in SHUTDOWN (SD

Note: S. Consiste characteristics for driver input t = 84 km, (128 kolls/sep),  $t_s = t_f < 10$  in,  $v_{th} = 30$ ,  $v_{th} = 30$ ,  $v_{th} = 30$  and  $v_{t$ 

**Switching Characteristics**Over recommended operating conditions, SD = 0.8V, unless otherwise specified. (Note 2)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
DRIVER CH	ARACTERISTICS		cte 4)	и) арит	CTERIS	R CHARL	ECEIVE
tpLH	Propagation Delay LOW to HIGH	$R_L = 3 k\Omega V8.0 = 08.38-18$	Voltage	0.1	0.6	911.0	μs
t <sub>PHL</sub>	Propagation Delay HIGH to LOW	C <sub>L</sub> = 50 pF <sub>3</sub> 200 > vo.s. an		0.1	0.6	1.0	μs
tsk	Skew  tpLH-tpHL	(Figures 1 and 2)	Voltage	blodeen	Two.lin	0.2	μs
SR1	Output Slew Rate	$R_L = 3 k\Omega$ to $7 k\Omega$ , $C_L = 50 pF$	Figure 2)	4	13	30	V/µs
SR2	Output Slew Rate	$R_L = 3 \text{ k}\Omega$ , $C_L = 2500 \text{ pF}$ (Figure	92)	4	10	30	V/µs
tpLS	Propagation Delay LOW to SD	(Figures 5 and 6)		9201	0.48	qnl	ms
tpsL	Propagation Delay SD to LOW	$R_L = 3 k\Omega$ $V = V = V = V = V = V = V = V = V = V $			1.88	lapi	ms
t <sub>PHS</sub>	Propagation Delay HIGH to SD	$C_L = 50 \text{ pF}$			0.62		ms
tpsH	Propagation Delay SD to HIGH	VE - = VIV			1.03		ms
RECEIVER	CHARACTERISTICS 0.0	$V_{\rm B} = -15V$					
t <sub>PLH</sub>	Propagation Delay LOW to HIGH	CL = 50 pF HOLVE - HV	epsti	0.1	0.4	1.0	μs
t <sub>PHL</sub>	Propagation Delay HIGH to LOW	(Figures 3 and 4)		0.1	0.6	1.0	μs
tsk	Skew tplH-tpHL	$V_{RE} = +3V_{s}I_{OL} = +8.2 \text{ mA}$	epati	ulput Ve	0.2	0.8	μs
t <sub>PLS</sub>	Propagation Delay LOW to SD	(Figures 7 and 8)	E Will		0.13		μs
t <sub>PSL</sub>	Propagation Delay SD to LOW	$R_L = 1 k\Omega$			1.0		μs
t <sub>PHS</sub>	Propagation Delay HIGH to SD	$C_L = 50 \text{ pF}$ R1-R4 Only			0.19		μs
t <sub>PSH</sub>	Propagation Delay SD to HIGH				0.58		μs

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for  $V_{CC}=5V$  and  $T_A=+25^{\circ}C$ .

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise

Note 4: Receiver characteristics are guaranteed for SD = 0.8V. When SD = 2.0V, receiver five (R5) is active and meets receiver parameters in SHUTDOWN (SD) mode, unless otherwise specified.

Note 5: Generator characteristics for driver input: f = 64 kHz (128 kbits/sec),  $t_f = t_f < 10$  ns,  $V_{IH} = 3V$ ,  $V_{IL} = 0V$ , duty cycle = 50%.

Note 6: Generator characteristics for receiver input: f = 64 kHz (128 kbits/sec),  $t_r = t_f = 200 \text{ ns}$ ,  $V_{IH} = 3V$ ,  $V_{IL} = -3V$ , duty cycle = 50%.

Note 7: Only one driver output shorted at a time.




## Parameter Measurement Information notisement 


FIGURE 1. Driver Propagation Delay and Slew Rate Test Circuit




hugh allug (fix a) totales fugni FIGURE 2. Driver Propagation Delay and Slew Rate Timing 2 (85, 85, 84, 81) - 50, +50



Rour 1-5 (Pins 10, 11, 12, 13, 14). Receiver output pins.

FIGURE 3. Receiver Propagation Delay Test Circuit



TL/F/11910-3

FIGURE 4. Receiver Propagation Delay Timing




FIGURE 5. Driver SHUTDOWN (SD) Delay Test Circuit




FIGURE 6. Driver SHUTDOWN (SD) Delay Timing




FIGURE 7. Receiver SHUTDOWN (SD) Delay Test Circuit

## Parameter Measurement Information (Continued)




FIGURE 8. Receiver SHUTDOWN (SD) Delay Timing

TL/F/11910-10

## **Pin Descriptions**

**V<sub>CC</sub>** (Pin 3). Power supply pin for the device, +5V ( $\pm 0.5V$ ). V<sup>+</sup> (Pin 1). Positive supply for TIA/EIA-232-E drivers. Recommended external capacitor—0.1  $\mu$ F (16V). This supply is not intended to be loaded externally.

 $V^-$  (Pin 25). Negative supply for TIA/EIA-232-E drivers. Recommended external capacitor—0.1 μF (16V). This supply is not intended to be loaded externally.

C1+, C1- (Pins 2, 4). External capacitor connection pins. C2+, C2- (Pins 28, 26). External capacitor connection pins.

SHUTDOWN (SD) (Pin 23). A High on the SHUTDOWN pin will lower the total  $I_{CC}$  current to less than 10  $\mu$ A, providing a low power state. In this mode receiver R5 re-

### **Application Information**

In a typical Data Terminal Equipment (DTE) to Data Circuit-Terminating Equipment (DCE) 9-pin de-facto interface implementation, 2 data lines and 6 control lines are required. The data lines are TXD and RXD and the control lines are RTS, DTR, DSR, DCD, CTS and RI. The DS14C535 is a 3 x 5 Driver/Receiver and offers a single chip solution for the DTE interface as shown in Figure 9.

mains active. The SD pin should be driven or tied low (GND) to disable the shutdown mode.

DIN 1-3 (Pins 7, 8, 9). Driver input pins.


D<sub>OUT</sub> 1-3 (Pins 22, 21, 20). Driver output pins conform to TIA/EIA-232 -E levels.

**R<sub>IN</sub>** 1–5 (Pins 19, 18, 17, 16, 15). Receiver input pins accept TIA/EIA-232-E input voltages ( $\pm$ 25V). Receivers guarantees hysteresis of TBD mV. Unused receiver input pins may be left open. Internal input resistor (5 k $\Omega$ ) pulls input LOW, providing a failsafe HIGH output.

R<sub>OUT</sub> 1-5 (Pins 10, 11, 12, 13, 14). Receiver output pins. GND (Pin 27). Ground Pin.

Ring Indicator (RI) is used to inform the DTE that an incoming call is coming from a remote DCE. When the DS14C535 is in SHUTDOWN (SD) mode, receiver five (R5) remains active and monitors RI circuit. This active receiver (R5) alerts the DTE to switch the DS14C535 from SHUTDOWN to active mode.

To achieve minimum power consumption, the DS14C535 can be in SHUTDOWN mode and only activated when communications are needed.



1-52

## **Application Information (Continued)**

Capacitors:

Capacitors can be ceramic or tantalum. Standard surface mount in the range of 0.1 µF to 0.68 µF are readily available from several manufacturers. A minimum 30V rating is recommended. Contact manufacturers for specific detail on surface mounting and dielectrics. A partial list of manufacturers include:

Manufacturer	Phone Number
KEMET	803-963-6300
AVX	803-448-9411
MURATA-ERIE	800-831-9172

at Low power requirement too 6 mA max


w Operates over 64 kbits/sec # Receiver noise fillering a TRI-STATE? receiver outputs

DS14C561 +3.3V-Powered 4 x 5 Driver/Red

General Description

Connection Diagram

use in battary-powered or power-conscious applications.





See NS Package Number 1228B



Application Information (continued)

Caracitors can be ceramic or tantalum. Standard audace month in the range of 0.1 µF to 0.68 µF are readily available from several manufacturers. A minimum 90V rating is recommended. Contest manufacturers for exerting details

## DS14C561

# + 3.3V-Powered 4 x 5 Driver/Receiver

## **General Description**


The DS14C561 is a +3.3V-powered device that conforms to the new TIA/EIA-562 standard. This standard provides a faster, lower-power alternative to TIA/EIA-232-E (RS-232) Interfaces, while guaranteeing interoperation with TIA/EIA-232-E Interfaces. The DS14C561 is guaranteed to operate with a minimum supply voltage of +3V, while maintaining the TIA/EIA-562 output signal levels  $\pm 3.7$ V.

The DS14C561 features an internal DC-DC converter, with four external 1.0  $\mu$ F capacitors to double and invert  $\pm$ 3.3V to  $\pm$ 6.6V. The device also offers a shutdown mode that reduces supply current to 100  $\mu$ A, making the part ideal for use in battery-powered or power-conscious applications.

## Features


- Conforms to TIA/EIA-562
- Full AC Specifications
- Internal DC-DC converter
- Operates with a single +3.3V supply
- Low power requirement I<sub>CC</sub> 6 mA max
- Shutdown mode I<sub>CX</sub> 100 µA max
- Operates over 64 kbits/sec
- Receiver noise filtering
- TRI-STATE® receiver outputs
- Pin compatible with MAX561

## **Connection Diagram**



Order Number DS14C561WM See NS Package Number M28B

# Functional Diagram



#### **Absolute Maximum Ratings** Storage Temperature Range -65°C to +150°C If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales +260°C Lead Temperature (Soldering, 4 sec.) Office/Distributors for availability and specifications. Short Circuit Duration (DOUT) continuous -0.3V to +6VSupply Voltage (V<sub>CC</sub>) **Recommended Operating** V+ Pin $(V_{CC} - 0.3V)$ to +14VV- Pin +0.3V to -14V **Conditions** Driver Input Voltage -0.3V to $(V_{CC} + 0.3V)$ Units Max **Driver Output Voltage** $(V^+ + 0.3V)$ to $(V^- - 0.3V)$ Supply Voltage (VCC) 3.0 3.6 ٧ Receiver Input Voltage ±30V Operating Free Air Temp. (TA) -0.3V to $(V_{CC} + 0.3V)$ DS14C561 snalloV tugte 0 level +70 °C Receiver Output Voltage

Junction Temperature

Maximum Package Power Dissipation
@ +25°C (Note 6)

Wide SOIC (WM) Package

1520 mW

+150°C

#### **Electrical Characteristics**

 $V_{CC} = +3.3V \pm 0.3V$ , C1-C4 = 1  $\mu$ F, T<sub>A</sub> = 0°C to +70°C, unless otherwise specified (Note 2)

Symbol	Parameter	Conditions	V = N3   1	Min	Тур	Max	Units
DEVICE CH	HARACTERISTICS		- marida	Season David State	and the	midat	ina D
٧+	Positive Power Supply harmon	$R_L = 3 k\Omega$ , $C1-C4 = 1.0 \mu F$	$D_{\text{IN}} = 0.4V$	= 40-10	6.0	VE.E+	V
V-	Negative Power Supply	$H_L = 3 \text{ k}_{3L}, C_1 - C_4 = 1.0 \mu\text{F}$	D <sub>IN</sub> = 2.4V	Paramete	-5.0	Ti	V
Icc	Supply Current (V <sub>CC</sub> )	No Load		801	3.5	6.0	mA
lcx	Supply Current Shutdown	$R_L = 3 k\Omega$ , $SD = V_{CC}$	HOULDS	WOJ vslet	20	100	μΑ
VIH	High Level Enable Voltage	G_ = 50 pF	SD WOJOTE	2.0	nollaps	Vcc	V
VIL	Low Level Enable Voltage	(Figures f and 2)		GND	l-u efly	0.4	V
he w	High Level Enable Current	R = 3 KO to 7 kG, Ci = 50		-10	ur Stew	+10	μΑ
IJLAV	Low Level Enable Current	Rt = 0 kg, G <sub>t</sub> = 2500 oF. f		-10	well tu	+10	μΑ
DRIVER CI	HARACTERISTICS	Ri = 3 kB. Ci = 2500 pF. f =	Vcn = 3.3V	Fall Time	nealRuss	atuO	12.3
VIH	High Level Input Voltage	R = 3 kΩ, C <sub>1</sub> = 1000 pF, f	D <sub>IN</sub>	2.0	(Ta	V <sub>CC</sub>	٧
V <sub>IL</sub>	Low Level Input Voltage	and the second of the second o		GND	ACTERI	0.4	V
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> ≥ 2.0V	HSIH of	-10	nodspe	+10	μΑ
При	Low Level Input Current	V <sub>IN</sub> ≤ 0.4V	WOJeti	-10	nodapa	+10	μА
	0.8 0.1	V <sub>IN</sub> = 0V (* bris 3 acrus 3)		-10	l-u igil v	+10	μΑ
V <sub>OH</sub>	High Level Output Voltage	R <sub>L</sub> = 3 kΩ ( bas a seroge)		3.7	5.0	13.2	V
VOL	Low Level Output Voltage	3 Drivers Loaded		-13.2	-4.0	-3.7	V
V <sub>OH</sub>	High Level Output Voltage	R <sub>L</sub> = 3 kΩ <sub>(3 (pna 3 sevup(3))</sub>		3.7	4.8	13.2	V
VOL	Low Level Output Voltage	4 Drivers Loaded, V <sub>CC</sub> = +3.3	BV .	-13.2	-4.2	-3.7	V
los+	Output High Short Circuit Current	$V_{O} = 0V, V_{IN} = 0.4V$	beld	-20	-10	-2	mA
los-	Output Low Short Circuit Current	$V_{O} = 0V, V_{IN} = 2.0V$	hacyad abulay eac	2.0	8.0	20	mA
Ro	Output Resistance	$-2V \le V_O \le +2V, V_{CC} = GN$	ID = 0V	300	st shose R	saterado er	Ω
RECEIVER	CHARACTERISTICS	Attacked on 2 meet 2 med an and 10 mee	THE THE STATE OF	Carantee to a	May work to the co	in and not	specified
V <sub>TH</sub>	Input High Threshold Voltage	nore than one output is shored straitter	output at a time. If	are for one	1.3	2.0	V
V <sub>TL</sub>	Input Low Threshold Voltage	z (Ose kitch 4-0) z	Halse = 1.Vo = .	0.4	1.0	4 = 3 22	V
V <sub>HY</sub>	Hysteresis	O. O. Comparative details: W.V. caucant	CENT - AT ONE VO	0.05	0.3	All typicals	V
RIN	Input Resistance	± 9.8V fouris on the driver output. One o	ers neowas bense	3.0	4.5	7.0	kΩ

#### **Electrical Characteristics** (Continued)

 $V_{CC} = +3.3V \pm 0.3V$ , C1-C4 = 1  $\mu$ F,  $T_A = 0$ °C to +70°C, unless otherwise specified (Note 2)

Symbol	Parameter principles	enutereque? bas Conditions Toldencourse	Min	Тур	Max	Units
RECEIVER	CHARACTERISTICS (Continu	ed) Va + 61 Vc.0-	A HERITAGORA	foo	V) aparioV	Supply
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = (+15V g) W VAI + ol (VEO - goV)	2.14		5.0	mA
		V <sub>IN</sub> = +3V (C) VE+ = VIVE.0+	0.43		1.0	mA
	xeM nIM	$V_{IN} = -3V$ (VE.0 + 50V) of VE.0 -	-1.0	9[	-0.43	mA
	3.6 3.6 (T.)	$V_{IN} = -15V$	-5.0	enati	-2.14	mA
VoH	High Level Output Voltage	$V_{IN} = -3V$ , $I_0 = -200 \mu\text{A}$ $0 + 00V$ of $V0.0-$	2.6	3.0	er Output V	- FVceiv
V <sub>OL</sub>	Low Level Output Voltage	$V_{IN} = +3V, I_{O} = +1.6 \text{ mA}$		0.2	19 0.4 T n	Jynotio
VIH	High Level Input Voltage	EN	2.0	e Power	Vcc	V
V <sub>IL</sub>	Low Level Input Voltage	1520 nW	GND	I) Packag	W 0.408	VViide
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> ≥ 2.0V	-10	eno el	+10	μΑ
I <sub>IL</sub>	Low Level Input Current ) be	NF, TA = 0°C to + 70°C, unless otheV4.0 ≥ NIV III	-10	0.3V, C	+10	μΑ
loz	Output Leakage Current	$\overline{\text{EN}} = V_{\text{CC}}, \text{ 0V} \leq R_{\text{OUT}} \leq V_{\text{CC}}$	-10	Para	+10	μΑ

Absolute Maximum Ratings

Switching Characteristics  $V_{CC}=+3.3V\pm0.3V$ , C1-C4 = 1  $\mu$ F,  $T_A=0$ °C to +70°C, unless otherwise specified (Note 4)

Symbol	Parameter VAS = MIC	Conditions		Min	Тур	Max	Units
DRIVER CH	IARACTERISTICS	No Load	(	ant (Vec	sty Ourre	Supp	00
tpLH	Propagation Delay LOW to HIGH	$R_L = 3 k\Omega$ $C = JR$	nwob	ant Shur	1.0	4.0	μs
t <sub>PHL</sub>	Propagation Delay HIGH to LOW	$C_L = 50  \text{pF}$	oitage	/ eldsn	0.8	4.0	μs
tsk	Skew  tpLH-tpHL	(Figures 1 and 2)		V elden	0.2	1.0	μs
SR1	Output Slew Rate	$R_L = 3 k\Omega$ to $7 k\Omega$ , $C_L = 50 p$	F Inemu	) eldarti	Level	30	V/µs
SR2	Output Slew Rate	$R_L = 3 k\Omega, C_L = 2500 pF, f =$	= 10 kHz	nable C	Level E	30	V/µs
t <sub>r</sub> , t <sub>f</sub>	Output Rise, Fall Time V <sub>CC</sub> = 3.3V	$R_L = 3 k\Omega, C_L = 2500 pF, f =$	= 10 kHz	0.2	2.7	3.1	μs
V	(Note 7)	$R_L = 3 k\Omega, C_L = 1000 pF, f =$	= 32 kHz	0.2	1.7	2.1	μs
RECEIVER	CHARACTERISTICS		age	lloV fuq	il leve.J	MOT	71/
tpLH	Propagation Delay LOW to HIGH	Input Pulse Width > 10 µs	iner	nput Ou	3.7	9.0	μs
tpHL	Propagation Delay HIGH to LOW	C <sub>L</sub> = 150 pF VA.0 ≥ WV	inen	put Cur	4.7	9.0	μs
tsk	Skew tpLH-tpHL	(Figures 3 and 4) VO = MIV		and milester	1.0	3.0	μs
tpLZ	3.7 5.0 19.3	(Figures 5 and 7)	oftage	V huggat V	0.2	lgiH	μs
t <sub>PZL</sub>	-13.2 -4.0 -3.	3 Drivers Loaded	egetic	V fuqtu	1.2	woJ	μs
t <sub>PHZ</sub>	8.7 4.8 13.2	(Figures 5 and 6)	oltage	V juqju(	0.4	figiH	μs
t <sub>PZH</sub>	( -18.2 -4.2 -9.	4 Drivers Loaded, Voc = +3.8	oltage	V лифп	1.2	WOT]	μs
t <sub>NW</sub>	Noise Pulse Width Rejected	(Figures 3 and 4)	ircuit Current	Short C	4.0	1.0	μs

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise


Note 3: |OS+ and |OS- values are for one output at a time. If more than one output is shorted simultaneously, the device power dissipation may be exceeded. Note 4: Receiver AC input waveform for test purposes: t<sub>f</sub> = t<sub>f</sub> = 200 ns, V<sub>IL</sub> = 3V, V<sub>IL</sub> = -3V, f = 32 kHz (64 kbits/sec). Driver AC input waveform for test purposes:  $t_r = t_f = \le 10$  ns,  $V_{IH} = 3V$ ,  $V_{IL} = 0V$ , f = 32 kHz (64 kbits/sec).

Note 5: All typicals are given for  $V_{CC} = 3.3V$  and  $T_A = +25^{\circ}C$ .


Note 6: Ratings apply to ambient temperature at +25°C. Above this temperature derate: WM package 14.3 mW/°C...

Note 7: Rise and Fall Times (t<sub>r</sub>, t<sub>r</sub>) are measured between the ±3.3V levels on the driver output. One output switching.

### Parameter Measurement Information and an information and infor



**FIGURE 2. Driver Switching Waveform** 



Dour 1-4 (pins 2, 3, 1 and 28)-Driver output pins con-

FIGURE 3. Receiver Load Circuitat viggue sint. Au 1 = 80 noticeges lamence




FIGURE 4. Receiver Propagation Delays and Noise Rejection




FIGURE 5. Receiver Disable Load Circuit

TL/F/11363-7

#### 




FIGURE 6. Receiver TRI-STATE® Delay Timing (tpHZ, tpZH)




FIGURE 7. Receiver TRI-STATE® Delay Timing (tpLZ, tpZL)

TL/F/11363-9

TL/F/11363-8

#### **Pin Descriptions**

 $V_{CC}$  (pin 11)—Power supply pin for the device, +3.3V  $\pm 0.3V$ .

V<sup>+</sup> (pin 13)—Positive supply for drivers. Recommended external capacitor: C4 = 1  $\mu$ F. This supply is not intended to be loaded externally.

V ^ (pin 17)—Negative supply for drivers. Recommended external capacitor: C3 = 1  $\mu$ F. This supply is not intended to be loaded externally.

C1 $^+$ , C1 $^-$  (pins 12 and 14)—External capacitor connection pins. Recommended capacitor: 1 $\mu$ F.

C2+, C2- (pins 15 and 16)—External capacitor connection pins. Recommended capacitor: 1  $\mu F$ .

EN (pin 24)—Controls the Receiver output TRI-STATE® Circuit. A HIGH level on this pin will disable the Receiver Output.

**SHUTDOWN (SD) (pin 25)**—A High on the SHUTDOWN pin will lower the total I<sub>CC</sub> current to less than 100  $\mu$ A. Providing a low power state.

 ${
m D_{IN}}$  1-4 (pins 7, 6, 20 and 21)—Inputs of unused drivers may be left open, an internal pull-up resistor pulls input to V<sub>CC</sub>. Output will be LOW for open inputs. (300 k $\Omega$  minimum, typically 3.3 M $\Omega$ )

Dout 1-4 (pins 2, 3, 1 and 28)—Driver output pins conform to TIA/EIA-562 levels.

 $R_{IN}$  1–5 (pins 9, 4, 27, 23 and 18)—Receiver input pins accept TIA/EIA-562 input voltages ( $\pm\,15$ V). Receivers feature a noise filter and guaranteed hysteresis of 50 mV. Unused receiver input pins may be left open. Internal input resistor (5 k $\Omega$ ) pulls input LOW, providing a failsafe HIGH output

**R<sub>OUT</sub>1-5 (pins 8, 5, 26, 22 and 19)**—Receiver output pins generate a maximum V<sub>OL</sub> of 0.4V given an I<sub>O</sub> of 1.6 mA and a minimum V<sub>OH</sub> of 2.6V given an I<sub>O</sub> of  $-200~\mu$ A.

GND (pin 10)-Ground pin.




FIGURE 4. Receiver Propagation Delays and Moles Rejection

TOURS 5. Receiver Disable Load Ctrouit

M Package



## DS14C88/DS14C88T **QUAD CMOS Line Driver**

### **General Description**

The DS14C88 and DS14C88T, pin-for-pin compatible to the DS1488/MC1488, are line drivers designed to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices translate standard TTL/ CMOS logic levels to levels conforming to EIA-232-D and CCITT V.28 standards.

technology. The device provides very low power consumption compared to its bipolar equivalents: 500 µA (DS14C88) versus 25 mA (DS1488).

The DS14C88/DS14C88T simplifies designs by eliminating the need for external slew rate control capacitors. Slew rate

#### Absolute Maximum Ratings more to

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and appointmentage.

## (V+) +0.3V to GND -0.3V **Features**

- Meets EIA-232D and CCITT V.28 standards
- Industrial temperature range
- -40°C to +85°C-DS14C88T
- LOW power consumption
- Wide power supply range  $\pm$ 5V to  $\pm$ 12V

٧				w rate control capac rith EIA-232D is pro	ovided on-chip	V + > +7V, V - s	Low Level Input Voltage	лV
٧		ting the o			V1-	<-V,V+>+V		
V	1		0.5				1 light Level Input Voltage	HIV
V .	Con	nectio	n Dia	agram	$t + = 4.5V, V^{-} = 0$ $t + = 9V, V^{-} = 0$	R[ = 3 κΩ   7	Low Level Output Level	YOL
V		-10.5		-12V	(+ = 12V, V- =	017 KD		
V		4.0		4.5V	= 4.8	14 V+	High Level Output Level	ноV
1			8.5	Ve-	- = V,Ve = +1	7 4 4 4		
V		10.8	9.0	VSINPL	JT A 2	13 INPUT D2		
m			-45	V+ = +12V, JALOV = -12V	JT A 3	12 INPUT D1	High Level Output Short Circuit Current (Note 3)	+80
nt	+45			INPU	T B1 4 82 5 180	11 OUTPUT D	Low Level Output Short Circuit Current (Note 3)	los-
1			000	INPUT	B2 5 89 89	10 INPUT C2		
ài.				OUTPL	JT B 6	9 INPUT C1	Positive Supply Current	+001
B	30		1	Ve-	- = -V ,V8 = +1	O ME MAN		
äĮ.				-12V	GND 7 VST = +	8 OUTPUT C		
31				-4.5V	= + 12 1 + 12	V <sub>IN</sub> = V <sub>IN</sub>	TL/F/11105-1	
4			Orde			S14C88TJ, DS14C88		
M.				T880A See NS	Package Numbe	J14A, N14A or M14	A	
II.	600				$t^{+} = 12V_{c}$			
щ				DS14C88T	(- = -12V			
at l	01-			DS14088	(+ = 4.5V,		Negative Supply Current	-001
4	81-			DS14C8BT	(- = -4,5V	/ MERO - JA		
M.	01-			DS14C88	/V0 = +/			
ų.	-16			DS14C88T	A6- = -)			
4	01-			DS14C68	,VS1 = +1			
4				DS14C88T	VS1=-1			
8	-30			DS14C88	/+ = 4.5V,			
4					/- = -4.5V	R <sub>L</sub> = OPEN		
M:				DS14088	,V0 = +1			
J.				DS14C88T	V8- = -1			
41				0814088				

### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V+ Pin V- Pin -13V **Driver Input Voltage**  $(V^+) + 0.3V$  to GND -0.3V

 $|(V^+) - V_0| \le 30V$ **Driver Output Voltage**  $|(V^-) - V_0| \le 30V$ 

N Package

J Package M Package CMOS logic levels to levels conforming to EIA-232-D and 900-01-He power supply range Junction Temperature

Lead Temperature

(Soldering 4 seconds)

-65°C to +150°C Storage Temperature Range This Product does not meet 2000V ESD rating.

Recommended Operating **Conditions** 

Min Max +4.5 +12.6 V+ Supply (GND = 0V) V Continuous Power Dissipation @ +25°C (Note 2) V- Supply (GND = 0V) -4.5 -12.6 V Operating Free Air Temp. (T<sub>A</sub>) T8804720 3 1935 mW DS14C88 DS14C88 0 10 1 +75 °C ncdgmusenes sever 1063 mW DS14C88T NV 893Wab 999M -40 +859 W°C

Electrical Characteristics Over Recommended Operating Conditions, unless otherwise specified

Symbol	Parameter		Conditions		Min	Тур	Max	Units
IIL	Maximum Low Input Current	$V_{IN} = GND$			1488)	io mA (Di	+10	μΑ
Ін	Maximum High Input Current	$V_{IN} = V^+$	polanimite yd	l' simplifies designa	-10	14C88/D	The DS	μΑ
V <sub>IL</sub>	Low Level Input Voltage	V <sup>+</sup> ≥ +7V, V <sup>-</sup>	- ≤ -7V	esque conoci espet	GND	Shot told	0.8	٧
		V+ < +7V, V	-> -7V	and or taxon real to	GND	io adi bo	0.6	V
VIH	High Level Input Voltage				2.0		V+	V
V <sub>OL</sub>	Low Level Output Level	$V_{IN} = V_{IH}$	V+ = 4.5V, V- =	-4.5V	-16% m	-4.0	-3.0	V
		$R_L = 3 k\Omega$	$V^{+} = 9V, V^{-} = 9$	V	BANK NOW IN	-8.0	-6.5	V
		or 7 kΩ	V+ = 12V, V- =	-12V		-10.5	-9.0	V
V <sub>OH</sub>	High Level Output Level	$V_{IN} = V_{IL}$	V+ = 4.5V, V- =	-4.5V	3.0	4.0		V
		$R_L = 3 k\Omega$	$V^{+} = 9V, V^{-} = -$	-9V	6.5	8.0		V
		or 7 kΩ	V+ = 12V, V- =	-12V	9.0	10.5		V
I <sub>OS+</sub>	High Level Output Short Circuit Current (Note 3)	$V_{IN} = 0.8V, V_{C}$	= GND	V <sup>+</sup> = +12V, V <sup>-</sup> = -12V	-45			mA
I <sub>OS</sub> -	Low Level Output Short Circuit Current (Note 3)	$V_{IN} = 2.0V, V_{C}$	) = GND	(Maria)			+45	mA
ROUT	Output Resistance	$V^+ = V^- = 0$ $-2V \le V_0 \le 1$	AND = 0V + 2V (Note 4) (Figure	1)	300			Ω
I <sub>CC+</sub>	Positive Supply Current	$V_{IN} = V_{ILmax}$	$V^{+} = 4.5V, V^{-} =$	-4.5V			10	μΑ
		R <sub>L</sub> = OPEN	$V^{+} = 9V, V^{-} = -$	-9V			30	μΑ
	3	TUSTUO ( B )	V+ = 12V, V- =	-12V			60	μΑ
	TL/F/11105-1	$V_{IN} = V_{IHmin}$	V+ = 4.5V, V- =	-4.5V			50	μΑ
	MT8808780 to MT8		V+ = 9V,		Order		300	μΑ
	AN	14A, HIKA OF MI	V- = -9V	DS14C88T			400	μΑ
			V+ = 12V,	DS14C88			500	μΑ
			$V^{-} = -12V$	DS14C88T			700	μΑ
Icc-	Negative Supply Current	$V_{IN} = V_{ILmax}$	$V^{+} = 4.5V,$	DS14C88			-10	μΑ
		$R_L = OPEN$	$V^{-} = -4.5V$	DS14C88T			-15	μΑ
			V+ = 9V,	DS14C88	7 2		-10	μΑ
			$V^{-} = -9V$	DS14C88T			-15	μΑ
			V+ = 12V,	DS14C88			-10	μΑ
			$V^{-} = -12V$	DS14C88T			-15	μΑ
		$V_{IN} = V_{IHmin}$	$V^{+} = 4.5V,$	DS14C88			-30	μΑ
		$R_L = OPEN$	$V^{-} = -4.5V$	DS14C88T			-45	μΑ
			V+ = 9V,	DS14C88			-30	μΑ
			$V^{-} = -9V$	DS14C88T			-45	μΑ
			V+ = 12V,	DS14C88			-60	μΑ
			$V^{-} = -12V$	DS14C88T			-80	μΑ

**Switching Characteristics**Over Recommended Operating Conditions, unless otherwise specified (*Figures 2* and *3*) (Notes 5 and 6)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PLH</sub>	Propagation Delay	$V^{+} = +4.5V, V^{-} = -4.5V$		1.5	6.0	μs
	Low to High	$V^{+} = +9.0V, V^{-} = -9.0V$	1,16	1.2	5.0	μs
		$V^{+} = +12V, V^{-} = -12V$		1.2	4.0	μs
t <sub>PHL</sub>	Propagation Delay	$V^{+} = +4.5V, V^{-} = -4.5V$	81 82	1.5	6.0	μs
	High to Low	$V^{+} = +9.0V, V^{-} = -9.0V$	I IO HI	1.35	5.0	μs
	10	$V^{+} = +12V, V^{-} = -12V$	E 60 04	1.3	4.0	μs
tr	Rise Time (Note 7)	0 TIS   OUT 0	0.2	1.0		μs
t <sub>f</sub>	Fall Time (Note 7)	(A) D Commence of the state of	0.2	1.0		μs
tsk	Typical Propagation	$V^{+} = +4.5V, V^{-} = -4.5V$	*	250		ns
	Delay Skew	$V^{+} = +9.0V, V^{-} = -9.0V$	GURRE 1. O.	200		ns
30	AND THE RESERVE OF THE PARTY OF	$V^{+} = +12V, V^{-} = -12V$		150		ns
SR	Output Slew Rate (Note 7)	$R_L = 3 \text{ k}\Omega \text{ to 7 k}\Omega$ $C_L = 15 \text{ pF to 2500 pF}$			30	V/µs

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Derate N Package 12.1 mW/°C, J Package 12.9 mW/°C, and M Package 8.5 mW/°C above +25°C.

Note 3: I<sub>OS+</sub> and I<sub>OS-</sub> values are for one output at a time. If more than one output is shorted simultaneously, the device dissipation may be exceeded.


Note 4: Power supply (V+, V-) and GND pins are connected to ground for the Output Resistance Test (R<sub>O</sub>).


Note 5: AC input test waveforms for test purposes:  $t_f = t_f \le 20$  ns,  $V_{IH} = 2V$ ,  $V_{IL} = 0.8V$  (0.6V at  $V^+ = 4.5V$ ,  $V^- = -4.5V$ )

Note 6: Input rise and rall times must not exceed 5 µs.

Note 7: The output slew rate, rise time, and fall time are measured from the  $\pm 3.0 \text{V}$  to the  $\pm 3.0 \text{V}$  level on the output waveform.

Note 8: C<sub>L</sub> include jig and probe capacitances.





## **Typical Application Information**




FIGURE 4. EIA-232D Data Transmission


TL/F/11105-5


20000

#### **Features**

- Current limited output
- ± 10 mA typ
- Power-off source impedance 300Ω min
- Simple slew rate control with external capacitor
- Flexible operating supply range
- Inputs are TTL/LS compatible

## **Schematic and Connection Diagrams**






**Top View** 

Order Number DS1488J, DS1488M or DS1488N See NS Package Number J14A, M14A or N14A

## **Typical Applications**

#### **RS-232C Data Transmission**



\*Optional for noise filtering

TL/F/5776-

1

### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage

V--15V

Input Voltage (VIN)  $-15V \le V_{IN} \le 7.0V$ Output Voltage justuo betirail trioniu ± 15V him

Operating Temperature Range 0°C to +75°C

Storage Temperature Range -65°C to +150°C

Maximum Power Dissipation\* at 25°C

Cavity Package Molded DIP Package

1280 mW

SO Package 974 mW

Lead Temperature (Soldering, 4 sec.)

\*Derate cavity package 9.1 mW/°C above 25°C; derate molded DIP package 10.2 mW/°C above 25°C; derate SO package 7.8 mW/°C above 25°C.

ITL input logic levels through one stage of inversion to out-

## Electrical Characteristics (Notes 2 and 3) V<sub>CC</sub>+ = 9V, V<sub>CC</sub>- = -9V unless otherwise specified

Symbol	Parameter Parame	Inputs are TTL/	Conditions	Min	Тур	Max	Units
կլ	Logical "0" Input Current	V <sub>IN</sub> = 0V			-1.0	-1.3	mA
I <sub>IH</sub>	Logical "1" Input Current	$V_{IN} = +5.0V$	nection Diagrams	I Con	0.005	10.0	μΑ
V <sub>OH</sub>	High Level Output Voltage	$R_L = 3.0 \text{ k}\Omega,$	$V^{+} = 9.0V, V^{-} = -9.0V$	6.0	7.0		V
		$V_{IN} = 0.8V$	$V^{+} = 13.2V, V^{-} = -13.2V$	9.0	10.5		V
VoL	Low Level Output Voltage	$R_L = 3.0 \text{ k}\Omega$	$V^{+} = 9.0V, V^{-} = -9.0V$	-6.0	-6.8	10	٧
		$V_{IN} = 1.9V$	$V^{+} = 13.2V, V^{-} = -13.2V$	-9.0	-10.5	-ps-o TURNI	٧
los+	High Level Output Short-Circuit Current	$V_{OUT} = 0V, V_{II}$	V8.0 = V	-6.0	-10.0	-12.0	mA
los-	Low Level Output Short-Circuit Current	$V_{OUT} = 0V, V_{II}$	N = 1.9V 1100 0 88	6.0	10.0	12.0	mA
ROUT	Output Resistance	$V^{+} = V^{-} = 0$	$V, V_{OUT} = \pm 2V$	300	202		Ω
lcc+	Positive Supply Current	V <sub>IN</sub> = 1.9V	$V^{+} = 9.0V, V^{-} = -9.0V$	0193	15.0	20.0	mA
	(Output Open)		$V^{+} = 12V, V^{-} = -12V$	50	19.0	25.0	mA
7	3 4 5 6	1 (1	$V^{+} = 15V, V^{-} = -15V$		25.0	34.0	mA
		$V_{IN} = 0.8V$	$V^{+} = 9.0V, V^{-} = -9.0V$	-	4.5	6.0	mA
			$V^{+} = 12V, V^{-} = -12V$	083	5.5	7.0	mA
	walV qoT		$V^{+} = 15V, V^{-} = -15V$	1	8.0	12.0	mA
Icc-	Negative Supply Current	$V_{IN} = 1.9V$	$V^{+} = 9.0V, V^{-} = -9.0V$		-13.0	-17.0	mA
	(Output Open)		$V^{+} = 12V, V^{-} = -12V$		-18.0	-23.0	mA
			$V^{+} = 15V, V^{-} = -15V$	molts	-25.0	-34.0	mA
		$V_{IN} = 0.8V$	$V^{+} = 9.0V, V^{-} = -9.0V$		-0.001	-0.015	mA
	NOTE OF THE ORDER OF THE OWNER OWNER.	and the second	$V^{+} = 12V, V^{-} = -12V$		-0.001	-0.015	mA
	60 68 618 63	SIT I	$V^{+} = 15V, V^{-} = -15V$		-0.01	-2.5	mA
Pd	Power Dissipation	$V^{+} = 9.0V, V^{-}$	- = -9.0V	11	252	333	mW
	m mm/ journe Off	V+ = 12V, V-	= -12V	mer and A	444	576	mW

## Switching Characteristics ( $V_{CC} = 9V$ , $V_{EE} = -9V$ , $T_A = 25$ °C)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>pd1</sub>	Propagation Delay to a Logical "1"	$R_L = 3.0 \text{ k}\Omega, C_L = 15 \text{ pF}, T_A = 25^{\circ}\text{C}$	The same	230	350	ns
t <sub>pd0</sub>	Propagation Delay to a Logical "0"	$R_L = 3.0 \text{ k}\Omega, C_L = 15 \text{ pF}, T_A = 25^{\circ}\text{C}$		70	175	ns
t <sub>r</sub>	Rise Time	$R_L = 3.0 \text{ k}\Omega, C_L = 15 \text{ pF}, T_A = 25^{\circ}\text{C}$		75	100	ns
tf	Fall Time	$R_L = 3.0 \text{ k}\Omega, C_L = 15 \text{ pF}, T_A = 25^{\circ}\text{C}$	ATA	40	75	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device

Note 2: Unless otherwise specified min/max limits apply across the 0°C to +75°C temperature range for the DS1488.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown

## **Applications**


By connecting a capacitor to each driver output the slew rate can be controlled utilizing the output current limiting characteristics of the DS1488. For a set slew rate the appropriate capacitor value may be calculated using the following relationship

$$C = I_{SC} (\Delta T / \Delta V)$$

where C is the required capacitor, I\_{SC} is the short circuit current value, and  $\Delta V/\Delta T$  is the slew rate.

#### Typical Applications (Continued)

DTL/TTL-to-MOS Translator




TL/F/5776-4

RS-232C specifies that the output slew rate must not exceed 30V per microsecond. Using the worst case output short circuit current of 12 mA in the above equation, calculations result in a required capacitor of 400 pF connected to each output.


See Typical Performance Characteristics.

Typical Performance Characteristics TA = +28°C unless otherwise noted


DTL/TTL-to-HTL Translator




TL/F/5776-5



## **AC Load Circuit and Switching Time Waveforms**




\*C<sub>L</sub> includes probe and jig capacitance.



1-65

## Typical Performance Characteristics T<sub>A</sub> = +25°C unless otherwise noted



TL/F/5776-9

FIGURE 1. Transfer Characteristics vs Power Supply Voltage




FIGURE 2. Short-Circuit Output
Current vs Temperature





FIGURE 3. Output Slew Rate vs Load Capacitance



TL/F/5776-12 FIGURE 4. Output Voltage and



## DS14C89A/DS14C89AT Quad CMOS Receiver

#### **General Description**

The DS14C89A/DS14C89AT, pin-for-pin compatible to the DS1489A/MC1489A, are receivers designed to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices translate levels conforming to EIA-232E and CCITT V.28 standards to TTL/CMOS logic levels.

The device is fabricated in low threshold CMOS metal gate technology. The device provides very low power consumption compared to their bipolar equivalents: 900 µA (DS14C89A) versus 26 mA (DS1489A).

The DS14C89A/DS14C89AT provide on chip noise filtering which eliminates the need for external response control filter capacitors. When replacing the DS1489A with the DS14C89A/DS14C89AT, the response control filter pins can be tied high, low, or not connected.

## Features 10 0 1 2 1 2 2 5 Continuous Power Disappellant Power Power Disappellant Power Pow


■ Meets EIA/TIA-232-E and CCITT V.28 Standards

Absolute Maximum Ratings (Note 1)

- Industrial Temperature Range -40°C to +85°C-DS14C89AT
- LOW Power consumption
- On chip noise filter negociario isolitosia
- Available in SOIC Package

	Parameter	
	Input Low Threehold	
	Typical Input Hysteresis	
	Input Current	NI
 110 11 11 111		

**Connection Diagram** 



Order Number DS14C89AN, DS14C89AM, DS14C89ATJ, DS14C89ATN, DS14C89ATM See NS Package Number J14A, M14A, N14A

months to			N. Longon	and on a	A Chillian
rietics	1930	29 1291 19	2 11921		HILL WAY

Symbol	Parameter	Conditions		Unite
	Propagation Delay Low to High	Input Pulse Widtin ≥ 10 µs		84
	Propagation Dalay High to Low			8.8
	Typical Propagation Delay Skew			en
	Output Rise Time			0.8
	Output Fall Time			sn
w/nJ	Pulse Width assumed to be Noise			8.0

M Package

OTHOGY PIGHTBULOTS TOT AVA	mapmity and specifications.	
Vcc	+6V	
Input Voltage	-30V  to  +30V	
Receiver Output Voltage	(V <sub>CC</sub> ) +0.3V to GND-0.3V	
Junction Temperature	+150°C	
Continuous Power Dissipation	on @ +25°C (Note 2)	
N Package	1513 mW 1935 mW	
J Package	1935 mW	

ESD Rating ≥ 1.8 kV, Typically ≥ 2 kV (HMB, 1.5 kΩ, 100 pF)

## **Recommended Operating** Conditions

	Min	Max	Units
$V_{CC}$ (GND = 0V)	+4.5	+5.5	V
Operating Free Air Te	emp. (T <sub>A</sub> )		
DS14C89A	0	+75	°C
DS14C89AT	-40	+85	°C

## Electrical Characteristics Over recommended operating conditions, unless otherwise specified

egnaR stutategnaT lett 1063 mW soa

-40°C to +85°C-DS14D89AT E LOW Power consumption

Symbol	Parameter		Conditions		Min	Тур	Max	Units
V <sub>TH</sub>	Input High Threshold		Au 000 anning the fact consists of		1.3	Payler in	2.7	V
V <sub>TL</sub>	Input Low Threshold			mA (DS1489A).	0.5	v (A88	1.9	V
V <sub>HY</sub>	Typical Input Hysteresis		response control fil-		UPTOUV so adt ar	1.0	s rioithe	V
I <sub>IN</sub> Input Current		$V_{IN} = +25V$	$V_{CC} = +4.5V \text{ to } +5.5V$		3.6	acitors	8.3	mA
		V <sub>IN</sub> = -25V			-3.6	pirl beit	-8.3	mA
		$V_{IN} = +3V$			0.43		1.0	mA
	$V_{IN} = -3V$	merge	-0.43	loer	-1.0	mA		
		$V_{IN} = +15V$	V <sub>CC</sub> = 0V (Power-Off) (Note 4)		2.14		5.0	mA
		$V_{IN} = -15V$			-2.14		-5.0	mA
		$V_{IN} = +3V$	7 8 8 E A Institut		0.43		1.0	mA
		$V_{IN} = -3V$	S emel 8 Jupil		-0.43		-1.0	mA
V <sub>OH</sub>	Output High Voltage	$V_{IN} = V_{TL}$ (min)	$I_{OUT} = -3.2 \text{mA}$		2.8	4.0		V
		50 mm	$I_{OUT} = -20\mu A$		3.5	4.7		V
V <sub>OL</sub>	Output Low Voltage	$V_{IN} = V_{TH}$ (max) $I_{OUT} = +3.2$ mA	- 010			0.15	0.4	V
Icc	Supply Current	No Load	Order Number DS14C89AN	DS14C89A		0.5	900	μΑ
		$V_{IN} = 2.7V \text{ or } 0.5V$	ee NS Package Humber J	DS14C89AT		0.5	2.0	mA

### **AC Electrical Characteristics**

Over recommended operating conditions, unless otherwise specified, C<sub>I</sub> = 50 pF (Note 3)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PLH</sub>	Propagation Delay Low to High	Input Pulse Width $\geq$ 10 $\mu$ s		3.5	6.5	μs
t <sub>PHL</sub>	Propagation Delay High to Low	Input Pulse Width $\geq$ 10 $\mu$ s		3.2	6.5	μs
tsk	Typical Propagation Delay Skew			400		ns
t <sub>r</sub>	Output Rise Time			40	300	ns
t <sub>f</sub>	Output Fall Time			40	300	ns
t <sub>nw</sub>	Pulse Width assumed to be Noise				1.0	μs

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Derate N Package 12.1 mW/°C, J Package 12.9 mW/°C, and M Package 8.5 mW/°C above +25°C.

Note 3: AC input waveforms for test purposes:  $t_r = t_f = 200$  ns,  $V_{IH} = +3V$ ,  $V_L = -3V$ , f = 20 KHz.

Note 4: Under the power-off supply conditions it is assumed that the power supply potential drops to zero (0V) and is replaced by a low impedance or short circuit to ground.





Parameter Measurement Information


## DS1489/DS1489A Quad Line Receiver

## **General Description**

The DS1489/DS1489A are quad line receivers designed to interface data terminal equipment with data communications equipment. They are constructed on a single monolithic silicon chip. These devices satisfy the specifications of EIA Standard RS-232D. The DS1489/DS1489A meet and exceed the specifications of MC1489/MC1489A and are pin-for-pin replacements.


#### **Features**

- Four separate receivers per package
- Programmable threshold
- Built-in input threshold hysteresis
- "Fail safe" operating mode: high output for open inputs
- Inputs withstand ±30V



Top View
Order Number DS1489J, DS1489M,
DS1489AM, DS1489AN or DS1489AN
See NS Package Number J14A, M14A or N14A

## **AC Test Circuit and Voltage Waveforms**



1308 mW

## Absolute Maximum Ratings (Note 1) selectors + - AT AGE - OF solid freshers of langui

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Power Supply Voltage
 10V

 Input Voltage Range
 ± 30V

 Output Load Current
 20 mA

 Power Dissipation (Note 2)
 1W

 Operating Temperature Range
 0°C to +75°C

Operating Temperature Range 0°C to +75°C
Storage Temperature Range -65°C to +150°C

Maximum Power Dissipation\* at 25°C
Cavity Package
Molded DIP Package

Molded DIP Package 1207 mW SO Package 1042 mW Lead Temperature (Soldering, 4 sec.) 260°C

\*Derate cavity package 8.7 mW/°C above 25°C; derate molded DIP package 9.7 mW/°C above 25°C; derate SO package 8.33 mW/°C above 25°C.

#### Electrical Characteristics (Notes 2, 3 and 4)

DS1489/DS1489A: The following apply for  $V_{CC} = 5.0V \pm 1\%$ ,  $0^{\circ}C \le T_{A} \le +75^{\circ}C$  unless otherwise specified.

Symbol	Parameter		Conditions		Min	Тур	Max	Units
V <sub>TH</sub>	Input High Threshold Voltage	V <sub>OUT</sub> ≤ 0.45V,	DS1489	T <sub>A</sub> = 25°C	1.0	1.25	1.5	٧
s-monis	in Jinput Threshold Voltage Adju	I <sub>OUT</sub> = 10 mA DS1489A		Durrent	0.9	HODEL	1.6	٧
			T <sub>A</sub> = 25°C	1.75	2.00	2.25	٧	
				1.55		2.40	٧	
V <sub>TL</sub>	Input Low Threshold Voltage	$V_{OUT} \ge 2.5V$ , $T_A = 25^{\circ}C$		0.75	1.00	1.25	٧	
	LUV GRAIZO	$I_{OUT} = -0.5 \text{ mA}$				Ava C.	1.35	٧
I <sub>IN</sub>	Input Current	$V_{IN} = +25V$	$V_{\rm IN} = +25V$		+3.6	+5.6	+8.3	mA
	HAV ABBATES	$V_{IN} = -25V$		With The	-3.6	-5.6	-8.3	mA
		$V_{IN} = +3V$		25%	+0.43	+0.53	SALE	mA
		$V_{IN} = -3V$			-0.43	-0.53	ô <sub>c</sub>	mA
V <sub>OH</sub>	Output High Voltage	$I_{OUT} = -0.5  \text{mA}$	$V_{IN} = 0.75V$		2.6	3.8	5.0	٧
	-40 -20 0 20 46 60 80 100 120	03+	Input = Open	3.0 4.0	2.6	3.8	5.0	٧
V <sub>OL</sub>	Output Low Voltage	V <sub>IN</sub> = 3.0V, I <sub>OUT</sub> =	= 10 mA	FAGE (Vdc)	DIRLIT YOU	0.33	0.45	٧
Isc	Output Short Circuit Current	$V_{IN} = 0.75V$	FL/F/8777-9			-3.0		mA
Icc	Supply Current	V <sub>IN</sub> = 5.0V	280	nux undiene at	engen av djustroes	14	26	mA
Pd	Power Dissipation	V <sub>IN</sub> = 5.0V				70	130	mW

## Switching Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>pd1</sub>	Input to Output "High" Propagation Delay	R <sub>L</sub> = 3.9k, (Figure 1) (AC Test Circuit)		28	85	ns
t <sub>pd0</sub>	Input to Output "Low" Propagation Delay	$R_L = 390\Omega$ , (Figure 1) (AC Test Circuit)		20	50	ns
t <sub>r</sub>	Output Rise Time	R <sub>L</sub> = 3.9k, <i>(Figure 1)</i> (AC Test Circuit)		110	175	ns
t <sub>f</sub> Of	Output Fall Time	$R_L = 390\Omega$ , (Figure 1) (AC Test Circuit)	0.0	9	20	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to +75°C temperature range for the DS1489 and DS1489A.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: These specifications apply for response control pin = open.







## **DS75150 Dual Line Driver**

## **General Description**

The DS75150 is a dual monolithic line driver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232-C. A rate of 20,000 bits per second can be transmitted with a full 2500 pF load. Other applications are in data-transmission systems using relatively short single lines, in level translators, and for driving MOS devices. The logic input is compatible with most TTL and LS families. Operation is from  $-12\mathrm{V}$  and  $+12\mathrm{V}$  power supplies.

#### **Features**


■ Withstands sustained output short-circuit to any low impedance voltage between −25V and +25V

Typical Application Information


- 2 µs max transition time through the -3V to +3V transition region under full 2500 pF load
- Inputs compatible with most TTL and LS families
- Common strobe input
- Inverting output
- Slew rate can be controlled with an external capacitor at the output
- Standard supply voltages

±12V

## **Schematic and Connection Diagrams**



#### **Dual-In-Line Package**



Top View Positive Logic  $C = \overline{AS}$ 

Order Number DS75150M or DS75150N See NS Package Number M08A or N08E

Absolute Maximul If Military/Aerospace spec please contact the Natio Office/Distributors for avai	ified dev	ices are required, iconductor Sales	Supply Voltage	, 00,	Min 10.8 -10.8	Max 13.2 -13.2	Units V
Supply Voltage + V <sub>CC</sub>		15V	Input Voltage (	V <sub>I</sub> )	tuqtu@ leve	+5.5	V
Supply Voltage -V <sub>CC</sub> Input Voltage		ρΕ, Α. V151 κΩ 1ο 7 κΩ, 15V			ransition Time, I evel Output erut		V
Applied Output Voltage Storage Temperature Range		+25V -65°C to +150°C	Range (T <sub>A</sub> )	rigiH-ot-wo.	ransi <sup>0</sup> on Time, I evel Output		°C
Maximum Power Dissipation* Molded DIP Package SO Package	at 25°C	1022 mW 655 mW	C <sub>L</sub> = 15 pF	we.J-ot-figit			
Lead Temperature (Soldering, *Derate molded DIP package 8.2 mV			C <sub>L</sub> = 15 pF		ropagation Dala ow-to-High Leve		
8.01 mW/°C above 25°C.							

### DC Electrical Characteristics (Notes 2, 3, 4 and 5)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V <sub>IH</sub>	High-Level Input Voltage	(Figure 1)		2	W 11%	1001	٧
VIL	Low-Level Input Voltage	(Figure 2)			00V+	0.8	٧
V <sub>OH</sub>	High-Level Output Voltage	$+V_{CC} = 10.8V, -V_{CC} = -13.2V, V_{IL} = 0.8V,$ $R_L = 3 \text{ k}\Omega \text{ to 7 k}\Omega \text{ (Figure 2)}$		- 5	8		V
V <sub>OL</sub>	Low-Level Output Voltage	$+V_{CC}=10.8V, -V_{CC}=-10.8V, V_{IH}=2V,$ $R_L=3~k\Omega$ to $7~k\Omega$ (Figure 1)		C	-8	5·V	V
I <sub>IH</sub>	High-Level Input Current	$+V_{CC} = 13.2V, -V_{CC} = -13.2V,$ V <sub>1</sub> = 2.4V, (Figure 3)	Data Input		1	10	μА
F/5784-4	admin casilion spirit in many spirit	$+V_{CC} = 13.2V, -V_{CC} = -13.2V,$ $V_{I} = 2.4V, (Figure 3)$	Strobe Input	ERUO	2	20	μА
l <sub>IL</sub>	Low-Level Input Current	$+V_{CC} = 13.2V, -V_{CC} = -13.2V,$ $V_{I} = 0.4V, (Figure 3)$	Data Input	anW#	-1	-1.6	mA
	1 - 1	$+V_{CC} = 13.2V, -V_{CC} = -13.2V,$ $V_{I} = 0.4V, (Figure 3)$	Strobe Input	1	-2	-3.2	mA
los	Short-Circuit Output Current	+V <sub>CC</sub> = 13.2V, -V <sub>CC</sub> = -13.2V, (Figure 4), (Note 4)	V <sub>O</sub> = 25V	3	2	5	mA
			$V_0 = -25V$		-3	-6	mA
			$V_0 = 0V, V_1 = 3V$	100,000	15	30	mA
			$V_O = 0V, V_I = 0V$		-15	-30	mA
+Icch	Supply Current From + V <sub>CC</sub> , High-Level Output	$+V_{CC} = 13.2V, -V_{CC} = -13.2V, V_I = 0V,$ $R_L = 3 \text{ k}\Omega, T_A = 25^{\circ}\text{C}, (Figure 5)$		el north	10	22	mA
-I <sub>CCH</sub>	Supply Current From $-V_{CC}$ , High-Level Output	$+V_{CC} = 13.2V, -V_{CC} = -13.2V, V_I = 0V,$ $R_L = 3 \text{ k}\Omega, T_A = 25^{\circ}\text{C}, (Figure 5)$		RUDF	-1	-10	mA
+I <sub>CCL</sub>	Supply Current From + V <sub>CC</sub> , Low-Level Output	$+V_{CC} = 13.2V, -V_{CC} = -13.2V, V_{I} = 3V,$ $R_{L} = 3 \text{ k}\Omega, T_{A} = 25^{\circ}\text{C}, (Figure 5)$			8	17	mA
-I <sub>CCL</sub>	Supply Current From $-V_{CC}$ , Low-Level Output	$+V_{CC} = 13.2V, -V_{CC} = -13.2V, V_{I} = 3V,$ $R_{L} = 3 \text{ k}\Omega, T_{A} = 25^{\circ}\text{C}, (Figure 5)$			-9	-20	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to +70°C range for the DS75150. All typical values are  $T_A = 25$ °C and  $+V_{CC} = 12V$ ,  $-V_{CC} = -12V$ .

Note 3: All current into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when -5V is the maximum, the typical value is more-negative voltage.

TLH	18.2	Level Output	me, Low-to-High	$C_L = 2500 \text{ pF},$ (Figure 6)	$R_L = 3 k\Omega \text{ to } 7 k\Omega,$	0.2	1.4	2	μs
tTHL	F.18		me, High-to-Low)	C <sub>L</sub> = 2500 pF, (Figure 6)	$R_L = 3 k\Omega$ to $7 k\Omega$ ,	0.2	1.5	V- apado 2	μς
tTLH	044	Transition Til	me, Low-to-High	$C_L = 15  pF, R_L$	$= 7 k\Omega$ , (Figure 6)		40	Output Volta Temperatur	beliqqA egs nse
t <sub>THL</sub>		Transition Til	me, High-to-Low	$C_L = 15  pF, R_L$	$= 7 k\Omega$ , (Figure 6)	O'GE IN	20	n Fower UIS d DIP Packs ckage	en samuel sa olde so Pa
t <sub>PLH</sub>		Propagation Low-to-High	Delay Time Level Output	$C_L = 15  pF, R_L$	$= 7 \text{ k}\Omega$ , (Figure 6)	4 sec.) V°C above 2	60	inperature III olded OIP park	ns
tPHL		Propagation High-to-Low			$= 7 \text{ k}\Omega$ , (Figure 6)	natosi	45	lectrica	ns
DC	Test	Circuits		Conditions			ratemen	ęq	lodmyš
V		+V <sub>cc</sub>	-V <sub>cc</sub>	c = -13,2V, V <sub>IL</sub> =	The second secon		0	Low-Level High-Level	
	V <sub>IH</sub> 0—	•	· \		NOV - V8.03V O	Do-		leve I-wo l	
		T			P) DITOVILO			1	
			I	Vol. 81 - = 5	$V_1 = 2.4V_s ( \text{Figure 3} )$	LI.	ا زالیساز کند	N RL Vo	H
		FIGUR	E 1. V <sub>IH</sub> , V <sub>OL</sub>	TL/F/5794-3	Each input is tested sepa				/F/5794-4
		+V <sub>cc</sub>	tugni sta		$+V_{00} = 13.2V, -V_{0}$ $V_{1} = 0.4V, (Figure 3)$	FIGURE 2	in o-smiles	-V <sub>CC</sub>	
	S.8-	L2-7 L	Jugal ec	c = -19.2V, S	$+V_{GG}=1 \stackrel{\bullet}{\mathbf{Q}} 2V, -V_{G}$ $V_{1}=0.4V, \stackrel{\bullet}{\mathbf{Q}} yyy_{G} 3)$	1_		1 +los	
Am v		SEE	7 N	c = -13.2V, V	4 VOC - VO2V, - VO	-	high of the	SON SON	80
Am V	9	NOTE		O OPEN	(Note 4)				V <sub>O</sub>
	qu	List	VP = V VO =	V				-l <sub>os</sub>	
		-15	V0 = 1V, V0 = 0				Ī		
Note: \	When test	ing liu, the other	input is at 3V; when test	11/17/07/94-0	los is tested for both inpu		at each of th	TL	/F/5794-6
input is				$= -13.2V, V_1 =$	tions.			ne specified out ne Supply Curi nevel-rigit	Hool
		В	+l <sub>CCH</sub> , +l	C /Figure Q	+V <sub>00</sub> = 1 <sub>30</sub> V-, -V <sub>0</sub> R <sub>1</sub> = 8 I • • • • 25			Supply Cur Low-Level	
		6-	V8		V- VS 81 -ICCH, -ICCI	-Vcc			






FIGURE 5. ICCH+, ICCH-, ICCL+, ICCL-, programmed and another restriction controlled and of stand



TL/F/5794-9






Note 1: The pulse generator has the following characterstics: duty cycle  $\leq$  50%,  $Z_{OUT} \cong 50\Omega$ .

Note 2: CL includes probe and jig capacitance.

FIGURE 6 era alanimet lorinco-blorleand ent noberego etas-liat ro-T

#### **Typical Performance Characteristics**





#### **DS75154 Quad Line Receiver**

#### **General Description**

The DS75154 is a quad monolithic line receiver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232C. Other applications are in relatively short, single-line, point-to-point data transmission systems and for level translators. Operation is normally from a single 5V supply; however, a built-in option allows operation from a 12V supply without the use of additional components. The output is compatible with most TTL and LS circuits when either supply voltage is used.

In normal operation, the threshold-control terminals are connected to the V<sub>CC1</sub> terminal, pin 15, even if power is being supplied via the alternate V<sub>CC2</sub> terminal, pin 16. This provides a wide hysteresis loop which is the difference between the positive-going and negative-going threshold voltages. In this mode, if the input voltage goes to zero, the output voltage will remain at the low or high level as determined by the previous input.

For fail-safe operation, the threshold-control terminals are open. This reduces the hysteresis loop by causing the nega-


tive-going threshold voltage to be above zero. The positivegoing threshold voltage remains above zero as it is unaffected by the disposition of the threshold terminals. In the failsafe mode, if the input voltage goes to zero or an open-circuit condition, the output will go to the high level regardless of the previous input condition.

AC Test Circuit and Switching Waveforms

#### **Features**

- Input resistance, 3 kΩ to 7 kΩ over full RS-232C volt-
- Input threshold adjustable to meet "fail-safe" requirements without using external components
- Inverting output compatible with TTL or LS
- Built-in hysteresis for increased noise immunity
- Output with active pull-up for symmetrical switching speeds
- Standard supply voltage—5V or 12V

#### **Schematic Diagram**



TL/F/5795-1

Note: When using V<sub>CC1</sub> (pin 15), V<sub>CC2</sub> (pin 16) may be left open or shorted to V<sub>CC1</sub>. When using V<sub>CC2</sub>, V<sub>CC1</sub> must be left open or connected to the threshold control pins.

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Normal Supply Voltage (Pin 15), (V <sub>CC1</sub> )	7V
Alternate Supply Voltage (Pin 16), (VCC2)	14V
Input Voltage	±25V
Storage Temperature Range	-65°C to +150°C

Maximum Power Dissipation\* at 25°C

Molded DIP Package

Lead Temperature (Soldering, 4 seconds)

1362 mW

260°C

\*Derate molded DIP package 10.9 mW/°C above 25°C; derate SO package 8.01 mW/°C above 25°C.

	Min	Max	Units
Supply Voltage (Pin 15), (V <sub>CC1</sub> )	4.5	5.5	V
Alternate Supply Voltage	/ Jugni		
(Pin 16), (V <sub>CC2</sub> )	10.8	13.2	V
Input Voltage		±15	V
Temperature, (T <sub>A</sub> )	0	+70	°C

#### Electrical Characteristics (Notes 2, 3 and 4)

Symbol	Parameter		Conditions	Min	Тур	Max	Units
VIH	High-Level Input Voltage	(Figure 1)	TUPS INS-10	3			V
VIL	Low-Level Input Voltage	(Figure 1)				-3	٧
V <sub>T+</sub>	Positive-Going Threshold Voltage	(Figure 1)	Normal Operation	0.8	2.2	3	٧
			Fail-Safe Operation	0.8	2.2	3	V
V <sub>T</sub> -	Negative-Going Threshold Voltage	(Figure 1)	Normal Operation	-3	-1.1	0	٧
AD	Sae NS Package Number M16A or N		Fail-Safe Operation	0.8	1.4	3	V
$V_{T+}-V_{T-}$	Hysteresis	(Figure 1)	Normal Operation	0.8	3.3	6	V
			Fail-Safe Operation	0	0.8	2.2	V
V <sub>OH</sub>	High-Level Output Voltage	I <sub>OH</sub> = -400 μA, (Figure 1)		2.4	3.5		٧
VOL	Low-Level Output Voltage	I <sub>OL</sub> = 16 mA, (Figure 1)			0.23	0.4	٧
rı	Input Resistance	(Figure 2)	$\Delta V_1 = -25V \text{ to } -14V$	3	5	7	kΩ
		- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	$\Delta V_{I} = -14V \text{ to } -3V$	3	5	7	kΩ
			$\Delta V_{I} = -3V \text{ to } +3V$	3	6		kΩ
			$\Delta V_1 = 3V \text{ to } 14V$	3	5	7	kΩ
		Organization	$\Delta V_{\parallel} = 14V \text{ to } 25V$	3	5	7	kΩ
V <sub>I(OPEN)</sub>	Open-Circuit Input Voltage	I <sub>I</sub> =0, (Figur	re 3)	0	0.2	2	٧
los	Short-Circuit Output Current (Note 5)	V <sub>CC1</sub> = 5.5V, V <sub>I</sub> = -5V, (Figure 4)		-10	-20	-40	mA
I <sub>CC1</sub>	Supply Current From V <sub>CC1</sub>	V <sub>CC1</sub> = 5.5\	/, T <sub>A</sub> = 25°C, <i>(Figure 5)</i>		20	35	mA
I <sub>CC2</sub>	Supply Current From V <sub>CC2</sub>	V <sub>CC2</sub> =13.2	2V, T <sub>A</sub> = 25°C, <i>(Figure 5)</i>		23	40	mA

### Switching Characteristics (V<sub>CC1</sub>=5V, T<sub>A</sub>=25°C)

Symbol	Parameter Parameter	Conditions	y Min	Тур	Max	Units
t <sub>PLH</sub> 8.01	Propagation Delay Time, Low-to-High Level Output	$C_L = 50 \text{ pF}, R_L = 390\Omega, (Figure 6)$	N.	22	isfs) nin,	ns
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output	$C_L = 50 \text{ pF}, R_L = 390\Omega, (Figure 6)$	)\forall \lambda	20 (18	fail-Safe) nin (Norm	ns
t <sub>TLH</sub>	Transition Time, Low-to-High Level Output	$C_L = 50 \text{ pF, } R_L = 390\Omega, \text{ (Figure 6)}$	V V	9	,00	ns
t <sub>THL</sub>	Transition Time, High-to-Low Level Output	$C_L$ =50 pF, $R_L$ =390 $\Omega$ , (Figure 6)	V	6	m +TV ,n	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to +70°C range for the DS75154. All typical values are for T<sub>A</sub>=25°C and V<sub>CC1</sub>=5V.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic and threshold levels only, e.g., when -3V is the maximum, the minimum limit is a more-negative voltage.


Note 5: Only one output at a time should be shorted.

#### **Typical Performance Characteristics** Connection Diagram Well at Moad A **Dual-In-Line Package** Output Voltage vs nig) sosilov viggue THRESHOLD. Input Voltage 370 EAH SAEE OPERATION **OUTPUT VOLTAGE** VT--V (NOTE 3) NORMAL Ele -1 2 INPUT VOLTAGE (V) TL/F/5795-10 2A 3A 3T 1A THRESHOLD INPUTS CONTROLS TI /F/5795-2 **Top View** Order Number DS75154M or DS75154N See NS Package Number M16A or N16A DC Test Circuits and Truth Tables O 13.2V 5.5V O OPEN O -O OPEN 4.5V O O 10.8V 8 VI, VT O 40 TL/F/5795-3 VCC1 VCC2 Test Measure A ATT.V8 Y (Pin 16) (Pin 15) Open-Circuit Input VOH Open Open 4.5V Open ЮН (Fail-Safe) Open 10.8V VOH Open Open IOH VOH 0.8V V<sub>T+</sub> min, Open 5.5V Open ЮН V<sub>T</sub>- (Fail-Safe) VOH 0.8V Open Open 13.2V Іон V<sub>T+</sub> min (Normal) 5.5V and T VOH (Note 1) Pin 15 Open IOH VOH 13.2V (Note 1) Pin 15 IOH T VII max, VOH -3V Pin 15 5.5V and T Open ЮН V<sub>T</sub> min (Normal) 13.2V -3VPin 15 VOH IOH VIH min, VT+ max, VOL 37 Open 4.5V Open IOL 37 V<sub>T</sub> max (Fail-Safe) VOL Open IOL Open 10.8V VIH min, VT+ max, 3V Pin 15 Open VOL 4.5V and T IOL (Normal) VOL 31 Pin 15 10.8V T OL Pin 15 Open V<sub>T</sub> - max (Normal) VOL (Note 2) loL 5.5V and T 13.2V (Note 2) Pin 15

Note 1: Momentarily apply -5V, then 0.8V. Note 2: Momentarily apply 5V, then ground.

FIGURE 1. VIH, VIL, VT+, VT-, VOH, VOL

# DC Test Circuits and Truth Tables (Continued) mil gninosiwa bas siupuio test OA



TO	V <sub>CC1</sub> (Pin 15)	V <sub>CC2</sub> (Pin 16)
Open	5V	Open
Open	Gnd	Open
Open	Open	Open
Pin 15	T and 5V	Open
Gnd	Gnd	Open
Open	Open	401/
Open	Open	Gnd Gnd
Pin 15	T	12V
Pin 15	man sensor losses	Gnd
Pin 15	T	Open


FIGURE 2. r

54 S ± 01---


	5.5V O-		°	0-0	13.2V
	L.F°	V <sub>cc1</sub>		OPEN 16 R1	VE-
V <sub>I(OPEN)</sub>			<b>-</b> >∞	NE.	O OPEN
=		Ŧ	HJTJ		TL/F/579

VE T V	V <sub>CC1</sub> (Pin 15)	V <sub>CC2</sub> (Pin 16)
Open	5.5V	Open
Pin 15	5.5V	Open
Open	Open	13.2V
Pin 15	У Т	13.2V

FIGURE 3. VI(OPEN) also lot out and volumence solve of T : t atoM




Each output is tested separately.
FIGURE 4. IOS




All four line receivers are tested simultaneously.

FIGURE 5. ICC


# AC Test Circuit and Switching Time Waveforms That but afford 189T OC





Note 1: The pulse generator has the following characteristics:  $Z_{OUT} = 50\Omega$ ,  $t_W = 200$  ns, duty cycle  $\leq 20\%$ . Note 2:  $C_L$  includes probe and jig capacitance.

#### FIGURE 6



TL/F/5795-8



## DS9616H Triple Line Driver

#### **General Description**

The DS9616H is a triple line driver which meets the electrical interface specifications of EIA RS-232-C and CCITT V.24 and/or MIL-STD-188C. Each driver converts TTL/DTL logic levels to EIA/CCIT and/or MIL-STD-188C logic levels for transmission between data terminal equipment and data communications equipment. The output slew rate is internally limited and can be lowered by an external capacitor; all output currents are short circuit limited. The outputs are protected against RS-232-C fault conditions. A logic HIGH on the inhibit terminal interrupts signal transfer and forces the output to a Vol. (EIA/CCITT MARK) state.

For the complementary function, see the DS9627MJ Dual EIA RS-232-C and MIL-STD-188C Line Receiver.

#### **Features**

- Internal slew rate limiting
- Meets EIA RS-232-C and CCITT V.24 and/or MIL-STD-188C
- Logic true inhibit function
- Output short circuit current-limiting
- Output voltage levels independent of supply voltages

**Connection Diagrams** 

14-Lead DIP

**Top View** 


08 See NS Package Number J14A A A 0089 = 0

100

VO.S = TIBIL TL/F/10815-1 = 11V

Order Number DS9616HMJ/883

20-Terminal LCC



Top View

Order Number DS9616HME/883 See NS Package Number E20A

For Complete Military 883 Specifications, see RETS Data Sheet.

1

Operating Temperature Range -55°C to +125°C Lead Temperature (Soldering, 60 seconds) 300°C

Internal Power Dissipation (Note 4) DIP and CCP

300°C 400 mW INDIE I. VIH and VIL are guaranteed by the VOH and VOL tests.

Note 2: All input and supply leads are grounded.

Note 3: An external capacitor may be needed to meet signal wave shaping requirements of MIL-STD-188C at the applicable modulation rate. No external capacitor is needed to meet RS-292-C.


Note 4: Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.


# DS9616HMS.V TTIOO bins O-SSS-C R AIE stands will control bits of the O-SSS-C R AIE stands and stands are restricted by the O-SSS-C R AIE stands and the object of the O-SSS-C R AIE stands are restricted by the object of the obj

**Electrical Characteristics**  $\pm 10.8 \text{V} \le \text{V}_{CC} \le \pm 13.2 \text{V}, \text{R}_{L} = 3.0 \text{ k}\Omega, \text{ unless otherwise specified}$ 

Symbol	Characteristic	Condition	Min	Max	Unit
V <sub>OH</sub>	Output Voltage HIGH	$V_{I1}$ and/or $V_{I2} = V_{INHIBIT} = 0.8V$		limited and or	v outp
V <sub>OL</sub>	Output Voltage LOW	$V_{11} = V_{12} = V_{INHIBIT} = 2.0V$	-7.0	-5.0	ed V
V <sub>OH</sub> to V <sub>OL</sub>	Output Voltage HIGH to Output Voltage LOW Magnitude Matching Error	RIK) state. t, see the DS9827MJ Duel IC Line Receiver.		mel±10 er	%
I <sub>OS+</sub>	Positive Output Short Circuit Current	$R_L = 0\Omega$ , $V_{11}$ and/or $V_{12} = V_{INHIBIT} = 0.8V$	-45	-12 toltosno	mA
I <sub>OS</sub> -	Negative Output Short Circuit Current	$R_L = 0\Omega$ , $V_{l1} = V_{l2} = V_{INHIBIT} = 2.0V$	12	60	mA
V <sub>IH</sub>	Input Voltage HIGH (Note 1)	MEGI	2.0		V
V <sub>IL</sub>	Input Voltage LOW (Note 1)	20.80		0.8	V
I <sub>IH</sub>	Input Current HIGH	$V_{11} = V_{12} = 2.4V$	1 2 3	40	μΑ
	ATTENDED A TREMENT	V <sub>11</sub> = V <sub>12</sub> = 5.5V	1 To 16 A	1.0	mA
l <sub>IL</sub> 87	Input Current LOW	$V_{11} = V_{12} = 0.4V$	-1.6	lua -	mA
1+	Positive Supply Current	$V_{11} = V_{12} = V_{INHIBIT} = 0.8V$	10 L	25	mA
	NO. 21 11 12 12 14 10 001	$V_{11} = V_{12} = V_{INHIBIT} = 2.0V$		15	mA
I-	Negative Supply Current	$V_{11} = V_{12} = V_{INHIBIT} = 0.8V$	-1.0	0	mA
	2 2	$V_{11} = V_{12} = V_{INHIBIT} = 2.0V$	-25		mA
Ro	Output Resistance, Power Off (Note 2)	$-2.0V \le V_{O} \le 0.5V$	300	Octor	Ω
SR+	Positive Slew Rate	$C_L = 2500  \text{pF},  R_L = 3.0  \text{k}\Omega$	4.0	998 30	V/μ:
111 Take 141 14	(Note 3)	(See Figure 1)	4.0	30	V/μ:
SR-	Negative Slew Rate	$C_L=2500$ pF, $R_L=3.0$ k $\Omega$	-30	-4.0	V/μ:
	(Note 3)	(See Figure 1)	-30	-4.0	V/µs









### **DS9627 Dual Line Receiver**

**General Description** 

The DS9627 is a dual-line receiver which meets the electrical interface specifications of EIA RS-232C and MIL-STD-188C. The input circuitry accommodates ±25V input signals and the differential inputs allow user selection of either inverting or non-inverting logic for the receiver operation. The DS9627 provides both a selectable hysteresis range and selectable receiver input resistance. When pin 1 is tied to  $V^-$ , the typical switching points are at 2.6V and -2.6V, thus meeting RS-232-C requirements. When pin 1 is open, the typical switching points are at 50  $\mu A$  and -50  $\mu A$ , thus satisfying the requirements of MIL-STD-188C LOW level interface. Connecting the RA and/or RB pins to the (-) input vields an input impedance in the range of 3 k $\Omega$  to 7 k $\Omega$  and satisfies RS-232-C requirements; leaving RA and/or RB pins unconnected, the input resistance will be greater than 6 k $\Omega$  to satisfy MIL-STD-188C.


The output circuitry is TTL/DTL compatible and will allow "collector-dotting" to generate the wired-OR function. A TTL/DTL strobe is also provided for each receiver.

Operating Temperature Range

#### **Features**

- EIA RS-232-C input standards
- MIL-STD-188C input standards
- Variable hysteresis control
- High common mode rejection
- R control (5 kΩ or 10 kΩ)
- Wired-OR capability
- Choice of inverting and non-inverting inputs
- Outputs and strobe TTL compatible

#### **Connection Diagram**



**Top View** 

Order Number DS9627MJ/883 See NS Package Number J16A

For Complete Military 883 Specifications, see RETS Data Sheet.

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (Soldering, 60 sec.)	300°C
Internal Power Dissipation (Note 5)	400 mW
V+ to GND elditagmoo JTQ\JTT ei	
to generate the wired-Olgun of VA	0V to -15V

<b>Operating Con</b>	ditions	1706C	
	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V
Temperature (T <sub>A</sub> )	-55	+125	°C

#### **Electrical Characteristics**

Hysteresis. - IN A. - IN B. RA and RB Open for MIL-STD-188C, unless otherwise specified (Notes 2 and 3)

Symbol	Characteristics	Conditions	nput resistance. V	Min o	Max	Units
V <sub>OL</sub>	Output Voltage LOW: elameter	$V^{+} = 10.8V, V^{-} = -13.2V,$ $V_{I}^{+} = 0.6V, I_{OL} = 6.4 \text{ mA}$	ing points are at requirements. What are at	PICEL SWILD RS-282-C	0.41 at	ni V
V <sub>OH</sub>	Output Voltage HIGH TO DM &	$V^{+} = 10.8V, V^{-} = +13.2V,$ $V_{I}^{+} = 0.6V, I_{OH} = -0.5 \text{ mA}$	ns of MIL-STD-18 AA and/or AB pin	2.4	listying the face. Con	sa v
los	Output Short Circuit Current (Note 4)	$V_{1}^{+} = 13.2V, V_{-} = -10.8V,$ $V_{1}^{+} = 0.6V, V_{0} = 0V$	e in the range of irements; luaving	00		
I <sub>IH</sub> (ST)	Input Current HIGH	V+ = 10.8V,	V <sub>ST</sub> = 2.4V	Scied, the D	40	μΑ
	(Strobe)	$V^- = -13.2V, V_1^+ = 0.6V$	$V_{ST} = 5.5V$		1.0	mA
RI	Input Resistance	$V^{+} = 13.2V, V^{-} = -13.2V,$ $-3.0V \le V_{I}^{+} \le 3.0V$		6.0	onnec	O kΩ
I <sub>TH</sub> <sup>+</sup>	Positive Threshold Current	$\pm 10.8V \le V_{CC} \le \pm 13.2V$ , $V_{O} = 2.4V$			100	μΑ
I <sub>TH</sub> -	Negative Threshold Current	$\pm 10.8V \le V_{CC} \le \pm 13.2V$ , $V_{O} = 0.4V$		-100		μΑ
V <sub>IL</sub> (ST)	Input Voltage LOW (Strobe)	$V_1^+ = -0.6V$	100		0.8	V
V <sub>IH</sub> (ST)	Input Voltage HIGH (Strobe)	$V^{+} = 13.2V, V^{-} = -10.8V,$ $V_{I}^{+} = -0.6V$		2.0		V
1+	Positive Supply Current	$\pm 10.8V \le V_{CC} \le \pm 13.2V$ $V_{I}^{+} = -0.6V$	j/{  m		18	mA
1-	Negative Supply Current	$\pm 10.8V \le V_{CC} \le \pm 13.2V$ $V_1^+ = 0.6V$		-16		mA

**Electrical Characteristics** + IN A and -IN B connected to ground, RA and RB connected to -IN A and -IN B and Hysteresis connected to V<sup>-</sup> for RS-232C, unless otherwise specified

Symbol	Characteristics	Conditions	Min	Max	Units
RI	Input Resistance	$3.0V \le V_{\parallel} \le 25V$	3.0	7.0	kΩ
	ber J16A	$-3.0V \le V_{\parallel} \le -25V$	3.0	7.0	kΩ
VI	Input Voltage	риже минагу вво вресинскио	-2.0	2.0	V
V <sub>TH+</sub>	Positive Threshold Voltage			3.0	V
V <sub>TH</sub> -	Negative Threshold Voltage		-3.0		V

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.


Note 2: Unless otherwise specified Min/Max limits apply across the -55°C to +125°C temperature range.


Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

Note 5: Rating applies to ambient temperatures up to +125°C. Above 125°C ambient, derate linearity at 120°C/W.









#### Section 2 Contents

	DS1691A/DS3691 RS-422/RS-423 Line Drivers with TRI-STATE Outputs
2-10	DS26C31T/DS26C31M CMOS Quad TRI-STATE Differential Line Driver
2-18	DS26F31C/DS26F31M Quad High Speed Differential Line Driver
2-21	DS26LS31C/DS26LS31M Quad High Speed Differential Line Driver
	DS26C32AT/DS26C32AM CMOS Quad Differential Line Receiver
2-32	DS26F32C/DS26F32M Quad Differential Line Receiver
	DS26LS32C/DS26LS32M/DS26LS32AC/DS26LS39C/DS26LS39M/DS26LS33AC Quad
2-36	Differential Line Receivers
2-39	Section 2 metric 20MO beau Tasa4280
2-44	DS35F86/DS34F86 RS-422/RS-423 Quad Line Receivers with TRI-STATE Outputs
2-48	TIA/EIA-422 and 4230 aaas20
2-52	DS34C87T CMOS Quad TRI-STATE Differential Line Driver
2-57	DS35F87/DS34F87 RS-422 Quad Line Driver with TRI-STATE Outputs
2-61	DS3487 Quad TRI-STATE Line Driver
2-64	DS78C20/DS88C20 Dual CMOS Compatible Differential Line Receiver.
2-68	DS78C120/DS88C120 Dual CMOS Compatible Differential Line Receiver
2-76	DS78LS120/DS88LS120 Dual Differential Line Receiver (Noise Filtering and Fail Safe)
2-83	DS8921/DS8921A/DS8921AT Differential Line Driver and Receiver Pair
2-88	DS89C21 Differential CMOS Line Driver and Receiver Pair.
	DS8922/DS8922A/OS8923/DS8923ATRI-STATE RS-422 Dusl Differential Line Driver and
2-93	Receiver Pairs
2-103	DS8925 Local Talk Dual Driver/Triple Receiver
2-111	DS9636A RS-423 Dual Programmable Stew Rate Line Driver.
2-115	DS9637A Duel Differential Line Receiver
2-110	DS9637A Dual Dinerential Eine Receiver DS9638 RS-422 Dual High Speed Differential Line Driver
2-120	DS9538 NS-422 Dust high speed bifferential Line briver

### **Section 2 Contents**

DS1691A/DS3691 RS-422/RS-423 Line Drivers with TRI-STATE Outputs	2-3
DS26C31T/DS26C31M CMOS Quad TRI-STATE Differential Line Driver	2-10
DS26F31C/DS26F31M Quad High Speed Differential Line Driver	2-18
DS26LS31C/DS26LS31M Quad High Speed Differential Line Driver	2-21
DS26C32AT/DS26C32AM CMOS Quad Differential Line Receiver	2-25
DS26F32C/DS26F32M Quad Differential Line Receiver	2-32
DS26LS32C/DS26LS32M/DS26LS32AC/DS26LS33C/DS26LS33M/DS26LS33AC Quad	
Differential Line Receivers	2-36
DS34C86T Quad CMOS Differential Line Receiver	2-39
DS35F86/DS34F86 RS-422/RS-423 Quad Line Receivers with TRI-STATE Outputs	2-44
DS3486 Quad RS-422/RS-423 Line Receiver	2-48
DS34C87T CMOS Quad TRI-STATE Differential Line Driver	2-52
DS35F87/DS34F87 RS-422 Quad Line Driver with TRI-STATE Outputs	2-57
DS3487 Quad TRI-STATE Line Driver	2-61
DS78C20/DS88C20 Dual CMOS Compatible Differential Line Receiver	2-64
DS78C120/DS88C120 Dual CMOS Compatible Differential Line Receiver	2-68
DS78LS120/DS88LS120 Dual Differential Line Receiver (Noise Filtering and Fail Safe)	2-76
DS8921/DS8921A/DS8921AT Differential Line Driver and Receiver Pair	2-83
DS89C21 Differential CMOS Line Driver and Receiver Pair	2-88
DS8922/DS8922A/DS8923/DS8923A TRI-STATE RS-422 Dual Differential Line Driver and	
Receiver Pairs	2-93
DS8925 Local Talk Dual Driver/Triple Receiver	2-103
DS9636A RS-423 Dual Programmable Slew Rate Line Driver	2-111
DS9637A Dual Differential Line Receiver	2-115
DS9638 RS-422 Dual High Speed Differential Line Driver	2-120
DS9639A Dual Differential Line Receiver	2-124

## DS1691A/DS3691 (RS-422/RS-423) Line Drivers with TRI-STATE® Outputs

#### **General Description**

The DS1691A/DS3691 are low power Schottky TTL line drivers designed to meet the requirements of EIA standards RS-422 and RS-423. They feature 4 buffered outputs with high source and sink current capability with internal short circuit protection. A mode control input provides a choice of operation either as 4 single-ended line drivers or 2 differential line drivers. A rise time control pin allows the use of an external capacitor to slow the rise time for suppression of near end crosstalk to other receivers in the cable. Rise time capacitors are primarily intended for waveshaping output signals in the single-ended driver mode. Multipoint applications in differential mode with waveshaping capacitors is not

With the mode select pin low, the DS1691A/DS3691 are dual-differential line drivers with TRI-STATE outputs. They feature ±10V output common-mode range in TRI-STATE mode and 0V output unbalance when operated with ±5V supply.

#### **Features**

- Dual RS-422 line driver with mode pin low, or quad RS-423 line driver with mode pin high
- TRI-STATE outputs in RS-422 mode
- Short circuit protection for both source and sink outputs
- Outputs will not clamp line with power off or in TRI-STATE
- 100Ω transmission line drive capability
- Low I<sub>CC</sub> and I<sub>EE</sub> power consumption


RS-422 I<sub>CC</sub> = 9 mA/driver typ RS-423  $I_{CC} = 4.5 \text{ mA/driver typ}$ 

IFF = 2.5 mA/driver typ

- Low current PNP inputs compatible with TTL, MOS and CMOS
- Pin compatible with AM26LS30




With Mode Select LOW (RS-422 Connection)



**Top View** 

TL/F/5783-1

#### With Mode Select HIGH (RS-423 Connection)



**Top View** 


TL/F/5783-2

#### **Truth Table**

Operation		Inputs		Outputs		
Operation	Mode	A (D)	B (C)	A (D)	B (C)	
RS-422	0	0	0	0	1	
1 001	0	0	1	TRI-STATE	TRI-STATE	
001-	0	1	0	1	0	
1 001	0	1	1	TRI-STATE	TRI-STATE	
RS-423	1	0	0	VOI O AMO	0	
-100	1	0	1 .	0	1 1 1	
001	1	1	0	ON THIND	0	
150	13	1	1	V81= am	1	

Order Number DS1691AJ, DS3691J. DS3691M, DS3691N or DS3691V See NS Package Number J16A, M16A, N16A or V20A For Complete Military 883 Specifications,

see RETS Data Sheet Order Number DS1691AJ/883 See NS Package Number J16A



Top View

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage

V 7	V
*CC	
V <sub>EE</sub> -7	٧
Maximum Power Dissipation* at 25°C	
Cavity Package 1509 m	W
Molded DIP Package Mark 1997 Barrier 1476 ml	W
SO Package doing along dily novib an 1051 m	N
15 TRI-STATE outputs in RS-422 mode spatiol tuqu	
Output Voltage (Power OFF) 101 notice for fluorio mon'± 15	V

Lead Temperature (Soldering, 4 seconds) 260°C
\*Derate cavity package 10.1 mW/°C above 25°C; derate molded DIP package 11.9 mW/°C above 25°C. Derate SO package 8.41 mW/°C above 25°C.

Storage Temperature -65°C to + 150°C

9.5	Min	Max	Units
DS1691A			
Vcc	4.5	5.5	V
VEE	-4.5	-5.5	V
DS3691	SPATO I	CIT WAT	
Vcc	4.75	5.25	V
V <sub>FF</sub>	-4.75	-5.25	V
Temperature (TA)	secuption	U Istens	
DS1691A	MOI -55 20820	+125	edT °C
DS3691	to meetone req	+ 70 210	vinb °C
ure 4 buffered outpub	423 They feath	422 and 33	-28

#### DC Electrical Characteristics (Notes 2, 3, 4 and 5)

Symbol	Welding Parameter 9/19 then	us would Condit	ions	Min	Тур	Max	Unit
RS-422 CONNE	CTION, VEE CONNECTION TO	GROUND, MODE SELE	CT ≤ 0.8V	wol nig t	ode selec	With the m	
V <sub>IH</sub>	High Level Input Voltage	its. They	IN TRI-STATE output	w 2 vh	enil talin	aval-differe	V
V <sub>IL</sub>	Low Level Input Voltage	Ve± miv	ce when operated v	nsiednu	V output	0.8	V
Iн	High Level Input Current	V <sub>IN</sub> = 2.4V			1	40	μΑ
		V <sub>IN</sub> ≤ 15V	pros	amoi!	10	100	μΑ
I <sub>IL</sub>	Low Level Input Current	V <sub>IN</sub> = 0.4V	1000 1 tno	Morda Rol	-30	-200	μΑ
VI	Input Clamp Voltage	$I_{\text{IN}} = -12 \text{mA}$	rection)	122 Con	-8R)	-1.5	V
Vo	Differential Output Voltage	$R_I = \infty$	V <sub>IN</sub> = 2V	0	3.6	6.0	V
VO A JOHT HOUSE	VA,B	TIL - S	V <sub>IN</sub> = 0.8V	4	-3.6	-6.0	V
V <sub>T</sub>	Differential Output Voltage	$R_L = 100\Omega$	V <sub>IN</sub> = 2V	2	2.4	Tiraisi	V
VT a learned aw	VA,B	V <sub>CC</sub> ≥ 4.75V	V <sub>IN</sub> = 0.8V	-2	-2.4	000	٧
V <sub>OS</sub> , V <sub>OS</sub>	Common-Mode Offset Voltage	$R_L = 100\Omega$	ADATHOD SIME SIME CONTROL OF TOTAL OF T	返し と	2.5	3	V
$ V_T  -  \overline{V_T} $	Difference in Differential Output Voltage	$R_L = 100\Omega$	O TORTUS SELECTION OF A SELECTION OF	77	0.05	0.4	٧
Vos  -  Vos	Difference in Common- Mode Offset Voltage	$R_L = 100\Omega$	I ver	IV qoT	0.05	0.4	V
V <sub>SS</sub>	$ V_T - \overline{V_T} $	$R_L = 100\Omega, V_{CC} \ge 4$	.75V	4.0	4.8	ruth 1	V
VCMR	Output Voltage Common- Mode Range	V <sub>DISABLE</sub> = 2.4V	Ostputs C) A (D)	±10	ni sboliš	Operation	V
IXA	Output Leakage Current	V <sub>CC</sub> = 0V	V <sub>CMR</sub> = 10V	10	0	100	μA
XB attratuo	Power OFF	0 274721	V <sub>CMR</sub> = -10V		0	-100	μA
lox	TRI-STATE Output Current	V <sub>CC</sub> = Max	V <sub>CMR</sub> ≤ 10V	0	1 +	100	μΑ
RISE TRAC	- ar 7 - ava	$V_{EE} = 0V \text{ and } -5V$	V <sub>CMR</sub> ≥ -10V	0	1 1	-100	μA
SA OTU-TUO-	Output Short Circuit Current	V <sub>IN</sub> = 0.4V	V <sub>OA</sub> = 6V		80	150	m/
			V <sub>OB</sub> = 0V	nber DS	-80	-150	m/
SB	Output Short Circuit Current	V <sub>IN</sub> = 2.4V A00V	V <sub>OA</sub> = 0V	umber ,	-80	-150	m/
6000V3V47			V <sub>OB</sub> = 6V	e Militar	80	150	m/
lcc	Supply Current		EBSYLATERIZO	redmuk	18	30	m/

#### AC Electrical Characteristics TA = 25°C (Note 5) TE = AT ADMARKS TAKEN DISCRETE

Symbol	Parameter	Conditions	Min	Тур	Max	Units
RS-422 C	ONNECTION, V <sub>CC</sub> = 5V, MOD	E SELECT = 0.8V & = TOBLES BOOM NS - 33V	cc = sv,	TION, V	ONNEC	RS-423 (
t <sub>r</sub> an	Output Rise Time	$R_L = 100\Omega$ , $C_L = 500 \text{ pF}$ (Figure 1)		120	200	ns
t <sub>f</sub> an	Output Fall Time	$R_L = 100\Omega$ , $C_L = 500$ pF (Figure 1)		120	200	ns
t <sub>PDH</sub>	Output Propagation Delay	$R_L = 100\Omega$ , $C_L = 500 pF$ (Figure 1)		120	200	ns
t <sub>PDL</sub>	Output Propagation Delay	$R_L = 100\Omega$ , $C_L = 500 pF$ (Figure 1)		120	200	ns
t <sub>PZL</sub>	TRI-STATE Delay	$R_L = 450\Omega$ , $C_L = 500$ pF, $C_C = 0$ pF (Figure 4)	traisint	250	350	ns
tpzH	TRI-STATE Delay	$R_L = 450\Omega$ , $C_L = 500$ pF, $C_C = 0$ pF (Figure 4)	gation De	180	300	ns
t <sub>PLZ</sub>	TRI-STATE Delay	$R_L = 450\Omega$ , $C_L = 500$ pF, $C_C = 0$ pF (Figure 4)	edion De	180	300	ns
t <sub>PHZ</sub>	TRI-STATE Delay	$R_L = 450\Omega$ , $C_L = 500$ pF, $C_C = 0$ pF (Figure 4)		250	350	ns

#### DC Electrical Characteristics (Notes 2, 3, 4 and 5)

Symbol	Parameter Parameter	tran Cond	litions	Min	Тур	Max	Units
RS-423 CON	NECTION,  VCC  =  VEE , MOD	E SELECT ≥ 2V		7	Section 1		10101
VIH	High Level Input Voltage		11/2	2			٧
VIL	Low Level Input Voltage		I was			0.8	V
I <sub>IH</sub>	High Level Input Current	$V_{IN} = 2.4V$	L_1571_		1	40	μΑ
12/21/	10 / 1mes - 1mes	$V_{IN} \le 15V$	7868602 573 251°		10	100	μΑ
III MANAGENT	Low Level Input Current	$V_{IN} = 0.4V$	THEARVERDS		-30	-200	μΑ
VI	Input Clamp Voltage	$I_{\text{IN}} = -12  \text{mA}$				-1.5	V
Vo	Output Voltage	R <sub>L</sub> = ∞, (Note 6)	$V_{IN} = 2V$	4.0	4.4	6.0	٧
$\overline{V_O}$		V <sub>CC</sub> ≥ 4.75V	$V_{IN} = 0.4V$	-4.0	-4.4	-6.0	V
$V_{T}$	Output Voltage	$R_L = 450\Omega$	$V_{IN} = 2.4V$	3.6	4.1		V
$\overline{V_T}$		V <sub>CC</sub> ≥ 4.75V	$V_{IN} = 0.4V$	-3.6	-4.1		V
$ V_T - \overline{V_T} $	Output Unbalance	$ V_{CC}  =  V_{EE}  = 4.7$	75V, $R_L = 450\Omega$		0.02	0.4	V
l <sub>X</sub> +	Output Leakage Power OFF	$V_{CC} = V_{EE} = 0V$	$V_O = 6V$	Λ.	2	100	μА
IX-	Output Leakage Power OFF	$V_{CC} = V_{EE} = 0V$	$V_O = -6V$	LIT	-2	-100	μΑ
ls+	Output Short Circuit Current	$V_O = 0V$	V <sub>IN</sub> = 2.4V	1	-80	-150	mA
ls-	Output Short Circuit Current	$V_O = 0V$	$V_{IN} = 0.4V$	1	80	150	mA
I <sub>SLEW</sub>	Slew Control Current	2052410			±140	100	μΑ
Icc	Positive Supply Current	V <sub>IN</sub> = 0.4V, R <sub>L</sub> = °	0		18	30	mA
IEE	Negative Supply Current	V <sub>IN</sub> = 0.4V, R <sub>L</sub> = 0	0		-10	-22	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS1691A and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS3691. All typicals are given for  $V_{CC} = 5V$  and  $T_{A} = 25^{\circ}$ C.  $V_{CC}$  and  $V_{EE}$  as listed in operating conditions.

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.


Note 4: Only one output at a time should be shorted.


Note 5: Symbols and definitions correspond to EIA RS-422 and/or RS-423 where applicable.


Note 6: At  $-55^{\circ}\text{C}$ , the output voltage is +3.9V minimum and -3.9V minimum.


Symbol	Parameter	Conditions	Min	теТур	Max	Units
RS-423 C	ONNECTION, V <sub>CC</sub> = 5V, V <sub>EE</sub>	-5V, MODE SELECT = 2.4V.0 = TOR 132 300M	Va = as	TION, V.	COMNEC	RS-422 (
t <sub>r</sub> an	Rise Time	$R_L = 450\Omega$ , $C_L = 500$ pF, $C_C = 0$ (Figure 2)	emi	120	300	ns
t <sub>f</sub> an	Fall Time	$R_L = 450\Omega$ , $C_L = 500$ pF, $C_C = 0$ (Figure 2)	907	T 120	300	ns
t <sub>r BO</sub>	Rise Time	$R_L = 450\Omega$ , $C_L = 500$ pF $C_C = 50$ pF (Figure 3)	gation D	3.0	Outp	μs
t <sub>f</sub> an	Fall Time	$R_L = 450\Omega$ , $C_L = 500$ pF $C_C = 50$ pF (Figure 3)	G noile	3,0	diso	μs
t <sub>rc</sub>	Rise Time Coefficient	$R_L = 450\Omega$ , $C_L = 500$ pF, $C_C = 50$ pF (Figure 3)	elsy	0.06	HAT	μs/pF
t <sub>PDH</sub>	Output Propagation Delay	$R_L = 450\Omega$ , $C_L = 500$ pF, $C_C = 0$ (Figure 2)	yele	180	300	ns
tPDL	Output Propagation Delay	$R_L = 450\Omega$ , $C_L = 500 \text{ pF}$ , $C_C = 0$ (Figure 2)	vele	180	300	ns

### **AC Test Circuits and Switching Time Waveforms**










#### Typical Rise Time Control Characteristics (RS-423 Mode)



		TUIN I
2		
	ther	
	tions of inputs	

= Low logic state X = Imelavant = High logic state Z = TRISSTATE (high impedal For Complete Military 883 Specifications, See RETS Date Sheet Order Number DS26C31WE/883, DS26C31MJ/883 or DS26C31WW/883 See NS Package Number E20A, J18A or W16A

#### DOZOGO I I / DOZOGO IIVI

## **CMOS Quad TRI-STATE® Differential Line Driver**

#### **General Description**

The DS26C31 is a quad differential line driver designed for digital data transmission over balanced lines. The DS26C31T meets all the requirements of EIA standard RS-422 while retaining the low power characteristics of CMOS. The DS26C31M is compatible with EIA standard RS-422; however, one exception in test methodology is taken (see Note 8). This enables the construction of serial and terminal interfaces while maintaining minimal power consumption.

The DS26C31 accepts TTL or CMOS input levels and translates these to RS-422 output levels. This part uses special output circuitry that enables the drivers to power down without loading down the bus. This device has enable and disable circuitry common to all four drivers. The DS26C31 is pin compatible to the AM26LS31 and the DS26LS31.


All inputs are protected against damage due to electrostatic discharge by diodes to  $V_{\rm CC}$  and ground.

#### **Features**

- TTL input compatible
- Typical propagation delays: 6 ns
- Typical output skew: 0.5 ns
- Outputs will not load line when V<sub>CC</sub> = 0V
- DS26C31T meets the requirements of EIA standard RS-422
- Operation from single 5V supply
- TRI-STATE outputs for connection to system buses
- Low quiescent current
- Available in surface mount
- Mil-Std-883C compliant

#### **Connection Diagrams**

**Dual-In-Line Package** 



TL/F/8574-1


**Top View** 

Order Number DS26C31TJ, DS26C31TM or DS26C31TN See NS Package Number J16A, M16A or N16E

> For Complete Military 883 Specifications, See RETS Data Sheet

Order Number DS26C31ME/883, DS26C31MJ/883 or DS26C31MW/883 See NS Package Number E20A, J16A or W16A

#### 20-Lead Ceramic Leadless Chip Carrier (E)



TL/F/8574-12

#### **Truth Table**

ENABLE	ENABLE	Input	Non-Inverting Output	Inverting Output
L	Н	X	Z	Z
All other		L	L	Н
	ations of inputs	Н	Н	L

L = Low logic state

H = High logic state

X = Irrelevant

Z = TRI-STATE (high impedance)

DC Input Voltage (V <sub>IN</sub> )	-1.5V to V <sub>CC</sub> +1.5V	DC Input or Output (V <sub>IN</sub> , V <sub>OUT</sub> )	Voltage	0.110110	Vcc	V
DC Output Voltage (V <sub>OUT</sub> )	-0.5V to 7V	Operating Tempera	ture Bange (TA)	Power Off	.00	
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA	DS26C31T	itaro Hango (TA)	-40	+85	°C
DC Output Current, per pin (I <sub>OUT</sub> )	± 150 mA	DS26C31M		-55	+125	°C
DC V <sub>CC</sub> or GND Current, per pin (I <sub>CC</sub> )	±150 mA	Input Rise or Fall Ti	imes (t <sub>r</sub> , t <sub>f</sub> )		500	ns
Storage Temperature Range (TSTG)	-65°C to +150°C					
Max. Power Dissipation (PD) @25°C (N	Note 3)		ings are those walls			
Ceramic "J" Pkg.	2419 mW					
Plastic "N" Pkg.	1736 mW					
SOIC "M" Pkg.	1226 mW					
Ceramic "W" Pkg.	1182 mW					
Ceramic "E" Pkg.	2134 mW					
Lead Temperature (T <sub>L</sub> ) (Soldering, 4 se	ec.) 260°C					

# DC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ (unless otherwise specified) (Note 4)

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
V <sub>IH</sub>	High Level Input Voltage			2.0			٧
V <sub>IL</sub>	Low Level Input Voltage	L, t₁ ≤ 8 ns, tį ≤ 6 m	でのF± V2 = 50 × 40%	rensi	Charac	0.8	٧
Voh	High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $I_{OUT} = -20 \text{ mA}$	Conditions	2.5	3.4		V <sub>y</sub> mb
V <sub>OL</sub>	Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $I_{OUT} = 20 \text{ mA}$	S Open	Delays	0.3	0.5	of <sub>the</sub> <b>V</b> <sub>t</sub> f
V <sub>T</sub>	Differential Output Voltage	$R_L = 100\Omega$ (Note 5)		2.0	3.1000		woV3
$ V_T  -  \overline{V_T} $	Difference In Differential Output	$R_L = 100\Omega$ (Note 5)	e St Open	airi suqiu( sia	menential c nd Fall Tin	0.4	V V
Vos	Common Mode Output Voltage	R <sub>L</sub> = 100Ω (Note 5)	S1 Closed	emil el	1.8	3.0	NZdi AZH
$ V_{OS} - \overline{V_{OS}} $	Difference In Common Mode Output	R <sub>L</sub> = 100Ω (Note 5)	Si Closed	emiT ek	utput Disal lote 10)	0.4	ZiV
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = V <sub>CC</sub> , GND, V <sub>IH</sub> , or V <sub>IL</sub>		emiT eli	utput Disar	±1.0	μΑ
Icc	Quiescent Supply	DS26C31T	$V_{IN} = V_{CC}$ or GND		200	500	μΑ
	Current (Note 6)	I <sub>OUT</sub> = 0 μA	V <sub>IN</sub> = 2.4V or 0.5V (Note 6)	ation (Note 11)		2.0	mA
	se Sura goint.	DS26C31M	V <sub>IN</sub> = V <sub>CC</sub> or GND	(3110)	200	500	μΑ
ned see then	relators ruming off. The actual dispolation	Ι <sub>ΟUT</sub> = 0 μΑ	V <sub>IN</sub> = 2.4V or 0.5V (Note 6)	delay from B the RC time	0.8	2.1	mA
loz	TRI-STATE Output Leakage Current	V <sub>OUT</sub> = V <sub>CC</sub> or 0 ENABLE = V <sub>IL</sub> ENABLE = V <sub>IH</sub>	AND COMMENSAGE OF THE PROPERTY	d dynanyb b	±0.5	±5.0	μΑ

#### DC Electrical Characteristics V<sub>CC</sub> = 5V ±10% (unless otherwise specified) (Note 4) (Continued)

Symbol	Parameter Parame	Conditions Conditions		Min	Тур	Max	Units
Isc	Output Short Circuit Current	V <sub>IN</sub> = V <sub>CC</sub> or G (Notes 5, 7)	pecifications, QNi -0.5V to 7.0V	-30 HI	dalisve to	150 (00V) epsilo	mA
IOFF	Output Leakage Current	DS26C31T	V <sub>OUT</sub> = 6V	-1.6		MV) 100 NoV	пари
	Power Off (Note 5)	V <sub>CC</sub> = 0V	$V_{OUT} = -0.25V$		(TUC	-100	atu u A
	-40 + -55 +	DS26C31M	V <sub>OUT</sub> = 6V		TIKE TOKE	100	μΑ
an 00	Firmes (I <sub>I</sub> , t <sub>I</sub> ) 5	V <sub>CC</sub> = 0V	V <sub>OUT</sub> = 0V (Note 8)	(100)	nt, per pin	100	μΑ

Note 1: Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified, all voltages are referenced to ground. All currents into device pins are positive, all currents out of device pins are negative.

Note 3: Ratings apply to ambient temperature at 25°C. Above this temperature derate N package at 13.89 mW/°C, J package 16.13 mW/°C, M package 9.80 mW/°C, E package 12.20 mW/°C, and W package 6.75 mW/°C.

Note 4: Unless otherwise specified, min/max limits apply across the recommended operating temperature range. All typicals are given for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

Note 5: See EIA Specification RS-422 for exact test conditions.

Note 6: Measured per input. All other inputs at V<sub>CC</sub> or GND.

Note 7: This is the current sourced when a high output is shorted to ground. Only one output at a time should be shorted.

Note 8: The DS26C31M (-55°C to +125°C) is tested with VOUT between +6V and 0V while RS-422A condition is +6V and -0.25V.

#### Switching Characteristics $V_{CC} = 5V \pm 10\%$ , $t_f \le 6$ ns, $t_f \le 6$ ns (Figures 1, 2, 3 and 4) (Note 4)

Symbol	Parameter	Onnelitions	JIV 10 HIV	= MIV	MOutput Voltage	Units	
		Conditions	Min	Тур	DS26C31T	CS26C31M	Units
tpLH, tpHL	Propagation Delays Input to Output	S1 Open	Vid Of Vil.	TU6	fuqisO i	Low Level	ns
Skew	(Note 9) 0.S	S1 Open	13001	0.5	2.0	3.0	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Differential Output Rise And Fall Times	S1 Open	0.001	= _6	10 nle	onerettid4	V −ns∨
t <sub>PZH</sub>	Output Enable Time	S1 Closed	ODO	11	19	22	ns
tpZL	Output Enable Time	S1 Closed	(3	eto 13	21 agetic	V rugtu 28	ns
t <sub>PHZ</sub>	Output Disable Time (Note 10)	S1 Closed	1000	= 15 stol/)	9 ni s tuqtuO aboM	nommoO	V - ns
tèLZ 0.1	Output Disable Time (Note 10)	S1 Closed	V <sub>CC</sub> , GND	= 447		ruo ruqqi <sub>4</sub>	ns
C <sub>PD</sub> Am 0.	Power Dissipation Capacitance (Note 11)	V <sub>IN</sub> = 2.4V or 0.5	Au 0 -	50	Coldina	Current (I	pF
CIN	Input Capacitance	10 11-11	55100	6			pF

Note 9: Skew is defined as the difference in propagation delays between complementary outputs at the 50% point.

Note 10: Output disable time is the delay from ENABLE or ENABLE being switched to the output transistors turning off. The actual disable times are less than indicated due to the delay added by the RC time constant of the load.

Note 11:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$ .

# Comparison Table of Switching Characteristics into "LS-Type" Load of OAVCC = 5V, $T_A = 25^{\circ}C$ , $t_f \le 6$ ns, $t_f \le 6$ ns (Figures 2, 4, 5 and 6) (Note 12)

Symbol	Parameter	Conditions	DS26	C31T	DS26	LS31C	Units	
Зуппоот	Taramotor O	- Januariono	Тур	Max	Тур	Max	Oints	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delays Input to Output	C <sub>L</sub> = 30 pF S1 Closed S2 Closed	6	8	10	15	ns	
Skew E-45	(Note 9)	C <sub>L</sub> = 30 pF S1 Closed S2 Closed	0.5	1.0	2.0	6.0	ns	
t <sub>THL</sub> , t <sub>TLH</sub>	Differential Output Rise and Fall Times	C <sub>L</sub> = 30 pF S1 Closed S2 Closed	FIGURE 1	6			ns	
t <sub>PLZ</sub>	Output Disable Time (Note 10)	C <sub>L</sub> = 10 pF S1 Closed S2 Open	.en 8 ≥ en 8 ≥ en 8 ≥	1.xiiii 1=1 1 <sup>8</sup> 9	15	35	ns	
<sup>†</sup> PHZ	Output Disable Time (Note 10)	C <sub>L</sub> = 10 pF S1 Open S2 Closed	TURTU(	7	15	25	ns	
t <sub>PZL</sub>	Output Enable Time	C <sub>L</sub> = 30 pF S1 Closed S2 Open	14	20	20	30	ns	
t <sub>PZH</sub>	Output Enable Time	C <sub>L</sub> = 30 pF S1 Open S2 Closed	100 <b>35</b> 2. P	17	20	30	ns	

Note 12: This table is provided for comparison purposes only. The values in this table for the DS26C31 reflect the performance of the device but are not tested or guaranteed.

en 8 ZE pl

Note 13: ESD Rating: HBM (1.5 k $\Omega$ , 100 pF)

Inputs  $\geq$  1500V Outputs  $\geq$  1000V EIAJ (0 $\Omega$ , 200 pF)  $\geq$  350V

#### **Logic Diagram**







FIGURE 5. Load AC Test Circuit for "LS-Type" Load


FIGURE 4. Differential Rise and Pall Times








#### Typical Performance Characteristics & West and Switching Tipical Performance Characteristics & West David Switching Typical Performance Characteristics & West





































#### **Typical Performance Characteristics (Continued)**




















TI /F/8574-11

# DS26F31C/DS26F31M Quad High Speed Differential Line Driver

#### **General Description**

The DS26F31 is a quad differential line driver designed for digital data transmission over balanced lines. The DS26F31 meets all the requirements of EIA Standard RS-422 and Federal Standard 1020. It is designed to provide unipolar differential drive to twisted-pair or parallel-wire transmission lines.

The DS26F31 offers improved performance due to the use of state-of-the-art L-FAST bipolar technology. The L-FAST technology allows for higher speeds and lower currents by utilizing extremely short gate delay times. Thus, the DS26F31 features lower power, extended temperature range, and improved specifications.

The circuit provides an enable and disable function common to all four drivers. The DS26F31C/DS26F31M features TRI-STATE® outputs and logical OR-ed complementary enable inputs. The inputs are all LS compatible and are all one unit load.


The DS26F31C/DS26F31M offers optimum performance when used with the DS26F32 Quad Differential Line Receiver.

#### **Features**

- Military temperature range
- Output skew—2.0 ns typical
- Input to output delay—10 ns
- Operation from single +5.0V supply
- 16-lead ceramic DIP Package
- Outputs won't load line when V<sub>CC</sub> = 0V
- Output short circuit protection
- Meets the requirements of EIA standard RS-422
- High output drive capability for 100Ω terminated transmission lines

#### **Connection and Logic Diagrams**

16-Lead Dual-In-Line Package



Top View
Order Number DS26F31CJ or DS26F31MJ
See NS Package Number J16A

For Complete Military 883 Specifications, see RETS Data Sheet. Order Number DS26F31ME/883, DS26F31MJ/883, or DS26F31MW/883 See NS Package Numbers E20A, J16A, or W16A




FIGURE 1. Logic Symbol

TL/F/9614-2

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range

Ceramic DIP -65°C to +175°C

Lead Temperature

Ceramic DIP (Soldering, 60 sec.)

Maximum Power Dissipation\* at 25°C

Cavity Package Supply Voltage

Input Voltage Output Voltage 1011 value and appropriate 3711077 5.5V \*Derate cavity package 10 mW/°C above 25°C.

#### Operating Range Took MuoriO iseT

FIGURE 2. AC Load Test Circuit for TRI-STATE Outputs

DS26F31C

Temperature Supply Voltage DS26F31M

Temperature Supply Voltage

0°C to +70°C 4.75V to 5.25V

-55°C to +125°C 4.5V to 5.5V

#### Electrical Characteristics over operating range, unless otherwise specified (Notes 2 & 3)

300°C

7.0V

7.0V

1500 mW

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
Vон	Output Voltage HIGH	V <sub>CC</sub> = Min, I <sub>OH</sub>	= -20 mA	2.5	3.2	CONTRACTOR OF THE PARTY OF THE	٧
VOL	Output Voltage LOW	V <sub>CC</sub> = Min, I <sub>OL</sub>	= 20 mA	1 ly	0.32	0.5	V
VIH	Input Voltage HIGH	V <sub>CC</sub> = Min	V.V	2.0	AC1 1 751	YALISA	TON V
VILt mas -	Input Voltage LOW	V <sub>CC</sub> = Max			100	0.8	٧
IIL	Input Current LOW	$V_{CC} = Max, V_I$	= 0.4V	Growing	-0.10	-0.20	mA
I <sub>IH</sub>	Input Current HIGH	V <sub>CC</sub> = Max, V <sub>I</sub>	= 2.7V	1100	0.5	20	μΑ
I <sub>IR</sub>	Input Reverse Current	$V_{CC} = Max, V_I$	= 7.0V		0.001	0.1	mA
loz	Off State (High Impedance)	$V_{CC} = Max \qquad V_{O} = 2.5V $ $V_{O} = 0.5V$		i) asmiT a	0.5	20	Uplia
	Output Current				0.5	-20	μη
V <sub>IC</sub>	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-0.8	-1.5	V
los	Output Short Circuit	V <sub>CC</sub> = Max (Note 4)		-30	-60	-150	mA
Iccx	Supply Current	V <sub>CC</sub> = Max, All Outputs Disabled			126631	50	mA
lcc	120 A / 1	V <sub>CC</sub> = Max, All Outputs Enabled		and the second		40	mA
tpLH	Input to Output	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C, Load = Note 5, Note 6			10	15	ATAO Na ns
t <sub>PHL</sub>	Input to Output	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C, Load = Note 5			10	15	ns
SKEW	Output to Output	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C, Load = Note 5, Note 6			2.0	4.5	ns
t <sub>LZ</sub>	Enable to Output	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C, C <sub>L</sub> = 10 pF		- J-	23	32	ns
t <sub>HZ</sub>	Enable to Output	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C, C <sub>L</sub> = 10 pF			15	25	ns
t <sub>ZL</sub>	Enable to Output	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C, Load = Note 5			20	30	ns
t <sub>ZH</sub>	Enable to Output	V <sub>CC</sub> = 5.0V, T <sub>A</sub> Load = Note 5	= 25°C,		23	32	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DS26F31M and across the O°C to +70°C range for the DS26F31C. All typicals are given for  $V_{CC}=5V$  and  $T_A=25^{\circ}C$ .

Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

Note 5: C<sub>L</sub> = 30 pF, V<sub>I</sub> = 1.3V to V<sub>O</sub> = 1.3V, V<sub>PULSE</sub> = 0V to +3V (See AC Load Test Circuit for TRI-STATE Outputs).

Note 6: Skew is defined as the difference in propagation delays between complementary outputs at the 50% point.

#### **Test Circuit and Timing Waveforms**




FIGURE 2. AC Load Test Circuit for TRI-STATE Outputs




FIGURE 3. Propagation Delay (Notes 1 and 3)




FIGURE 4. Enable and Disable Times (Notes 2 and 3)


Note 1: Diagram shown for Enable Low. Switches S1 and S2 open.

Note 2: S1 and S2 of Load Circuit are closed except where shown.

Note 3: Pulse Generator for all Pulses: Rate  $\leq$  1.0 MHz,  $Z_O = 50\Omega$ ,  $t_r \leq$ 6.0 ns,  $t_f \le 6.0$  ns.

Note 4: C<sub>L</sub> includes probe and jig capacitance.

#### **Typical Application**



# DS26LS31C/DS26LS31M Quad High **Speed Differential Line Driver**

#### **General Description**

The DS26LS31 is a guad differential line driver designed for digital data transmission over balanced lines. The DS26LS31 meets all the requirements of EIA Standard RS-422 and Federal Standard 1020. It is designed to provide unipolar differential drive to twisted-pair or parallel-wire transmission lines.

The circuit provides an enable and disable function common to all four drivers. The DS26LS31 features TRI-STATE® outputs and logically ANDed complementary outputs. The inputs are all LS compatible and are all one unit load.

#### **Features**


- Output skew—2.0 ns typical
- Input to output delay—10 ns typical
- Operation from single 5V supply
- Outputs won't load line when V<sub>CC</sub> = 0V
- Four line drivers in one package for maximum package Output short-circuit protection

Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, Office/Distributors for availability and appointcations.


Output Voltage (Power GFF)

- Complementary outputs
- Meets the requirements of EIA Standard RS-422
- Pin compatible with AM26LS31
- Available in military and commercial temperature range

#### **Logic and Connection Diagrams**



Dual-In-Line Package ov applications of Dual-In-Line Package



**Top View** Order Number DS26LS31CJ, DS26LS31CM, DS26LS31CN or DS26LS31MJ See NS Package Number J16A, M16A or N16A

For Complete Military 883 Specifications, see RETS Data Sheet. Order Number DS26LS31MJ/883 or DS26LS31MW/883 See NS Package J16A or W16A

TL/F/5778-1

Input Voltage	7V	Temperature, T <sub>A</sub> DS26LS31M	-55	+1
Output Voltage	5.5V	DS26LS31	0	+7
Output Voltage (Power OFF)	-0.25 to 6V	STATE OF THE PERSON ASSESSED.		
Maximum Power Dissipation* at 25°C Cavity Package Molded DIP Package SO Package	1509 mW 1476 mW 1051 mW			
*Derate cavity package 10.1 mW/°C above 25°C; age 11.9 mW/°C above 25°C; derate SO package	derate molded DIP pack-	inements of EIA Standard 1020. It is designed to pro-		

## Electrical Characteristics (Notes 2, 3 and 4)

# Four line drivers in one package for maximum p

Symbol	Parameter O VISITION IN	Conditions	Min	Тур	Max	Units
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -20 \text{ mA}$	2.5	na elditaqmo	s are all LS o	lugni V
erature JoVe	Output Low Voltage	I <sub>OL</sub> = 20 mA			0.5	V
V <sub>IH</sub>	Input High Voltage		2.0			V
V <sub>IL</sub>	Input Low Voltage	emer	psiG noi	toenno:	0.8	ol v
IIL	Input Low Current	$V_{IN} = 0.4V$	1 TUSA	-40	-200	μΑ
I <sub>IH</sub>	Input High Current	$V_{IN} = 2.7V$	9	9 9	20	μΑ
11	Input Reverse Current	$V_{IN} = 7V$	garding.	75	0.1	mA
lo	TRI-STATE Output Current	$V_0 = 2.5V$	AA		20	μΑ
	CALCAL	$V_0 = 0.5V$	711	Y	-20	μΑ
V <sub>CL</sub>	Input Clamp Voltage	$I_{\text{IN}} = -18  \text{mA}$		e Margareta di	-1.5	V
Isc	Output Short-Circuit Current		-30	1 1	-150	mA
loc r-swaraur	Power Supply Current	All Outputs Disabled or Active	TURTUO SO	35 GX	60	mA

# Switching Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PLH</sub>	Input to Output	C <sub>L</sub> = 30 pF		10	15	ns
t <sub>PHL</sub>	Input to Output	C <sub>L</sub> = 30 pF	CHANNEL A	10	15	ns
Skew	Output to Output	$C_L = 30  pF$		2.0	6.0	ns
t <sub>LZ</sub>	Enable to Output	C <sub>L</sub> = 10 pF, S2 Open	3.78AN3	15	35	ns
t <sub>HZ</sub>	Enable to Output	C <sub>L</sub> = 10 pF, S1 Open	B JEWMAND	15	25	ns
t <sub>ZL</sub>	Enable to Output 13 35	C <sub>L</sub> = 30 pF, S2 Open	January .	20	30	ns
tzH	Enable to Output	C <sub>L</sub> = 30 pF, S1 Open	E 31/4/17	20	30	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS726LS31M and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS26LS31. All typicals are given for  $V_{CC} = 5V$  and  $T_{A} = 25^{\circ}$ C.

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

For Complete Military 833 Specifications, see RETS Data Sheet.

Order Mumber 0526LSa18L1/888 or DS26LS31MW/S63

See NS Package J15A or W16A

TL/F/5778-6

# AC Test Circuit and Switching Time Waveforms TEST POINT FROM OUTPUT UNDER TEST

CL (INCLUDES ... PROBE AND JIG CAPACITANCE)

Note: S1 and S2 of load circuit are closed except where shown.

FIGURE 1. AC Test Circuit





FIGURE 2. Propagation Delays



TL/F/5778-3


vs Frequency vs YA

 $f = 1 \text{ MHz}, t_r \le 15 \text{ ns}, t_f \le 6 \text{ ns}$ 

FIGURE 3. Enable and Disable Times

# **Typical Applications**


Two-Wire Balanced System, RS-422





\*R<sub>T</sub> is optional although highly recommended to reduce reflection.





# Typical Performance Characteristics sW emiT gaidelike bas fluorio teeT OA













# DS26C32AT/DS26C32AM **Quad Differential Line Receiver**

#### General Description


The DS26C32A is a guad differential line receiver designed to meet the RS-422, RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission, while retaining the low power characteristics of CMOS.

The DS26C32A has an input sensitivity of 200 mV over the common mode input voltage range of ±7V. The DS26C32A features internal pull-up and pull-down resistors which prevent output oscillation on unused channels.


The DS26C32A provides an enable and disable function common to all four receivers, and features TRI-STATE® outputs with 6 mA source and sink capability. This product is pin compatible with the DS26LS32A and the AM26LS32.

#### Features

- CMOS design for low power 15 F 91118 597161 eggs 1612
- ±0.2V sensitivity over input common mode voltage
- Typical propagation delays: 19 ns
- Typical input hysteresis: 60 mV
- Inputs won't load line when V<sub>CC</sub> = 0V II IM DIOS
- Meets the requirements of EIA standard RS-422
- TRI-STATE outputs for connection to system buses Available in Surface Mount
- Mil-Std-883C compliant



# **Connection Diagrams**




TL/F/8764-2 **Top View** 

Order Number DS26C32ATJ, DS26C32ATM or DS26C32ATN

See NS Package J16A, M16A or N16E For Complete Military 883 Specifications, See RETS Data Sheet.

Order Number DS26C32AME/883, DS26C32AMJ/883 or DS26C32AMW/883 See NS Package E20A, J16A or W16A

#### 20-Lead Ceramic Leadless Chip Carrier



TL/F/8764-12

#### **Truth Table**

ENABLE	ENABLE	Input	Output
L H		X	Z
All Other		V <sub>ID</sub> ≥ V <sub>TH</sub> (Max)	Н
	ations of	$V_{ID} \leq V_{TH}$ (Min)	L
Enable Inputs		Open	Н

Z = TRI-STATE

Supply Voltage (V <sub>CC</sub> ) 7\	Operating Conditions
Common Mode Range (V <sub>CM</sub> ) ± 14\	
Differential Input Voltage (V <sub>DIFF</sub> ) ± 14\	Supply Voltage (V <sub>CC</sub> ) 4.50 5.50 V
Enable Input Voltage (VIN)	Operating Temperature Range (T <sub>A</sub> )
Storage Temperature Range (T <sub>STG</sub> ) -65°C to +150°C	
Lead Temperature (Soldering 4 sec.)	DS26C32AM - C
Maximum Power Dissipation at 25°C (Note 5) Ceramic "J" Pkg. 2308 mW Plastic "N" Pkg. 1645 mW SOIC "M" Pkg. 1190 mW Ceramic "E" Pkg. 2108 mW Ceramic "W" Pkg. 1215 mW	CMOS.  The DS26C32A has an input sensitivity of 200 mV over the common mode input voltage range of ± 7V. The DS26C32A features internal pull-up and pull-down resistors which pre-
B A File at Level Ot, truoN gostru3 pi aldettevA #	

# DC Electrical Characteristics V<sub>CC</sub> = 5V ± 10% (unless otherwise specified) (Note 3)

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>TH</sub>	Minimum Differential Input Voltage	$V_{OUT} = V_{OH} \text{ or } V_{OL}$ See Jacob and box $-7V < V_{CM} < +7V$		-200	35	+200	mV
RIN	Input Resistance	$V_{IN} = -7V, +7V$	DS26C32AT	5.0	6.8	10	kΩ
		(Other Input = GND)	DS26C32AM	4.5	6.8	11	kΩ
I <sub>IN</sub>	Input Current	$V_{IN} = +10V,$	DS26C32AT	ten.	+1.1	+1.5	mA
		Other Input = GND	DS26C32AM		+1.1	+1.8	mA
	V	$V_{IN} = -10V$ ,	DS26C32AT		-2.0	-2.5	mA
	Other Input = GND		DS26C32AM		-2.0	-2.7	mA
V <sub>OH</sub>	Minimum High Level Output Voltage	$V_{CC} = Min, V_{DIFF} = +1V$ $I_{OUT} = -6.0 \text{ mA}$		3.8	4.2		V
V <sub>OL</sub>	Maximum Low Level Output Voltage	$V_{CC} = Max, V_{DIFF} = -1V$ $I_{OUT} = 6.0 \text{ mA}$		emangi	0.2	0.3	V
V <sub>IH</sub>	Minimum Enable High Input Level Voltage	bas.J-02	998	2.0	i-lau0		V
V <sub>IL</sub>	Maximum Enable Low Input Level Voltage		25V 31	IA	ET AST	0.8	V
loz a ni	Maximum TRI-STATE Output Leakage Current	V <sub>OUT</sub> = V <sub>CC</sub> or GND, ENABLE = V <sub>IL</sub> , ENABLE = V <sub>IH</sub>	Mentas		±0.5	tua ±5.0	μА
l <sub>l</sub> o rugi	Maximum Enable Input Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	man 2		2 TUT	ug ±1.0	μА
lcc	Quiescent Power	V <sub>CC</sub> = Max,	DS26C32AT		16	23	mA
3.804	Supply Current	$V_{DIF} = +1V$	DS26C32AM	5 12	16	25	mA
V <sub>HYST</sub>	Input Hysteresis	$V_{CM} = 0V$	1.24		60		mV

facial			
ma of V <sub>1D</sub> ≤ V <sub>TH</sub> (Mir.)	to enough		
	Enable Inputs		

Top View

-	

t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Input to Output	$C_L = 50 \text{ pF}$ $V_{DIFF} = 2.5 \text{V}$ $V_{CM} = 0 \text{V}$	 19	30	35 TUMTUO	ns
t <sub>RISE</sub> , t <sub>FALL</sub>	Output Rise and Fall Times	$C_L = 50 \text{ pF}$ $V_{DIFF} = 2.5V$ $V_{CM} = 0V$	4	9	9 TU9M =1	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Propagation Delay ENABLE to Output	$C_L = 50 \text{ pF}$ $R_L = 1000\Omega$ $V_{DIFF} = 2.5V$	13	22	29 29	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Propagation Delay ENABLE to Output	$C_L = 50 \text{ pF}$ $R_L = 1000\Omega$ $V_{DIFF} = 2.5V$	13	23	29	ns

Note 1: Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, all voltages are referenced to ground.

Note 3: Unless otherwise specified, Min/Max limits apply over recommended operating conditions. All typicals are given for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

Note 4: ESD Rating: HBM (1.5 kΩ, 100 pF) Inputs ≥2000V


All other pins ≥ 1000V EIAJ (0Ω, 200 pF) ≥ 350V


Note 5: Ratings apply to ambient temperature at 25°C. Above this temperature derate N Package 13.16 mW/°C, J Package 15.38 mW/°C, M Package 9.52 mW/°C, E Package 12.04 mW/°C, and W package 6.94 mW/°C.


# Comparison Table of Switching Characteristics into "LS-Type" Load (Floures 4, 5, and 6) (Note 6)


Symbol	Parameter	Conditions	DS26C32A	DS26LS32A	Units	
	r didilictor	Conditions	Тур	Тур	Ollito	
t <sub>PLH</sub> t <sub>PHL</sub>	Input to Output	C <sub>L</sub> = 15 pF	17 180 STA 19187 8 38	23 23 23	ns	
t <sub>LZ</sub>	ENABLE to Output	C <sub>L</sub> = 5 pF	13 12	15 20	ns ns	
t <sub>ZL</sub>	ENABLE to Output	C <sub>L</sub> = 15 pF	13 13	14 15	ns ns	


Note 6: This table is provided for comparison purposes only. The values in this table for the DS26C32A reflect the performance of the device, but are not tested or guaranteed.














- mA

CURRENT -


SUPPLY (

m Operation from single +5.0V supply

# TRI-STATE outputs, with choice of complementary en-

yd ainemuo newol bna abeena nedoki nol awol TL/F/8764-11


# Connection Diagram





X

See NS Package Number E20A, J16A or W16A



2-31



pical Performance Characteristics (Continued)

Supply Current vs

Disabled Supply Current vs Pewer Supply Voltage

# DS26F32C/DS26F32M Quad Differential Line Receiver

## **General Description**

The DS26F32 is a quad differential line receiver designed to meet the requirements of EIA Standards RS-422 and RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission.

The DS26F32 offers improved performance due to the use of state-of-the-art L-FAST bipolar technology. The L-FAST technology allows for higher speeds and lower currents by utilizing extremely short gate delay times. Thus, the DS26F32 features lower power, extended temperature range, and improved specifications.


The device features an input sensitivity of 200 mV over the input common mode range of  $\pm 7.0 V$ . The DS26F32 provides an enable function common to all four receivers and TRI-STATE® outputs with 8.0 mA sink capability. Also, a fail-safe input/output relationship keeps the outputs high when the inputs are open.

The DS26F32 offers optimum performance when used with the DS26F31 Quad Differential Line Driver.

#### **Features**

- Military temperature range
- Input voltage range of ±7.0V (differential or common mode) ±0.2V sensitivity over the input voltage range
- Meets all the requirements of EIA standards RS-422 and RS-423
- High input impedance (18k typical)
- 30 mV input hysteresis
- Operation from single +5.0V supply
- Input pull-down resistor prevents output oscillation on unused channels
- TRI-STATE outputs, with choice of complementary enables, for receiving directly onto a data bus
- Propagation delay 15 ns typical

#### **Connection Diagram**



#### Function Table (Each Receiver)

Differential Inputs	Ena	bles	Outputs	
$V_{ID} = (V_{IN} +) - (V_{IN} -)$	E	Ē	OUT	
V <sub>ID</sub> ≥ 0.2V	Н	X	Н	
V <sub>ID</sub> ≤ −0.2V	Н	X	L	
10	X	L	L	
X	L	Н	Z	

H = High Level

L = Low Level

X = Immaterial

Order Number DS26F32CJ or DS26F32MJ See NS Package Number J16A

For Complete Military 883 Specifications, see RETS Datasheet.

Order Number DS26F32ME/883, DS26F32MJ/883 or DS26F32MW/883

See NS Package Number E20A, J16A or W16A

# Absolute Maximum Ratings (Note 1) See a.g.v. TA = 25°C (1 et al. ) Switching Characteristics Voc = 5.0 v. TA = 25°C

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range Ceramic DIP

-65°C to + 175°C

Operating Temperature Range DS26F32M DS26F32C

Cavity Package

Supply Voltage

-55°C to +125°C 0°C to +70°C

Lead Temperature
Ceramic DIP (soldering, 60 sec)
Maximum Power Dissipation\* at 25°C

\*Derate cavity package 10 mW/°C above 25°C.

1500 mW 7.0V

300°C

Common Mode Voltage Range ± 25V
Differential Input Voltage ± 25V
Enable Voltage 7.0V
Output Sink Current 50 mA

# Operating Range

DS26F32C Temperature Supply Voltage

0°C to +70°C 4.75V to 5.25V

DS26F32M Temperature Supply Voltage

-55°C to +125°C 4.5V to 5.5V

# Electrical Characteristics Over operating range, unless otherwise specified (Notes 2 and 3)

Symbol	Parameter	Cond	ditions	Min	Тур	Max	Units
V <sub>TH</sub>	Differential Input Voltage	$-7.0V \le V_{CM} \le +7.0V$ , $V_{O} = V_{OL} \text{ or } V_{OH}$		-0.2	±0.06	+0.2	٧
RI	Input Resistance TU97U0	$-15V \le V_{CM} \le +$ One Input AC Ground		o¥ 14	18		kΩ
lı	Input Current (under Test)	V <sub>I</sub> = +15V, Other Input −15V ≤				2.3	mA
но	No. 2 Common accounts	$V_I = -15V$ , Other Input $-15V \le$	≤ V <sub>I</sub> ≤ +15V		TEST	-2.8	
V <sub>OH</sub>	Output Voltage HIGH	$V_{CC} = Min,$ $\Delta V_{I} = +1.0V,$	0°C to +70°C	2.8	3.4		FROM ON
2.5V	VO VO	$V_{\overline{\text{ENABLE}}} = 0.8V,$ $I_{OH} = -440 \mu\text{A}$	-55°C to +125°C	2.5	3.4	C <sub>L</sub> 2	
Youadan	Output Voltage LOW	$V_{CC} = Min,$	I <sub>OL</sub> = 4.0 mA	Ah	The same of	0.4	
	$\Delta V_{I} = -1.0V,$ $V_{\overline{ENABLE}} = 0.8V$	$\Delta V_{I} = -1.0V,$ $V_{\overline{\text{ENABLE}}} = 0.8V$	I <sub>OL</sub> = 8.0 mA	-		0.45	٧
V <sub>IL</sub>	Enable Voltage LOW		TI/F/9915-8			0.8	V
VIH (E bi	Enable Voltage HIGH		se-State Outputs	2.0	Test Circu	RE 2. Load	UDITY
V <sub>IC</sub>	Enable Clamp Voltage	$V_{CC} = Min, I_1 = -$	18 mA			-1.5	V
loz	Off State (High Impedance)	V <sub>CC</sub> = Max	V <sub>O</sub> = 2.4V	AND SOME	as twines of the	20	μΑ
	Output Current	Meta 1- Diagram else	V <sub>O</sub> = 0.4V	J- VE.1	VE.1 1.3V	-20	μπ
I <sub>I</sub> L riwo	Enable Current LOW	Vp = 0.4Vs atoM	V2 0	Z1	-0.2	-0.36	mA
= 50Ω, t <sub>r</sub> ≤ HII	Enable Current HIGH	$V_1 = 2.7V$	V2.150 months	VX.	0.5	10	μΑ
l <sub>l</sub>	Enable Input High Current	V <sub>1</sub> = 5.5V	30 <sup>V</sup> —	Cases of the same	1.0	50	μΑ
los	Output Short Circuit Current	$V_O = 0V$ , $V_{CC} = Max$ , (Note 4) $\Delta V_I = +1.0V$		-15 V6	-50 M390	-85 YJJAMS	mA
Icc	Supply Current	V <sub>CC</sub> = Max, All V <sub>I</sub> = GND, Vē.0 Outputs Disabled		V	30	50	mA
V <sub>HYST</sub>	Input Hysteresis	T <sub>A</sub> = 25°C, V <sub>CC</sub> =	$5.0V, V_{CM} = 0V$	samil eld	30	igens a si	mV

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS26F32M and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS26F32C. All typicals are given for  $V_{CC}=5V$  and  $T_{A}=25^{\circ}$ C.

Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are reference to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

PHL	πιραι το Ομιραι	an outside many many manyana	DWC LA DW	15	22	ns
t <sub>LZ</sub>	Enable to Output	Opposition IR	$C_L = 5 pF$	14	18	ns
t <sub>HZ</sub>	Enable to Output	Figures 2, 4	55°C to + 125°C	15	20	ns
tzL = 010	Enable to Output	eudategmaT	C <sub>L</sub> = 15 pF	13	18	ns
tzH	Enable to Output	Supply Vollage	30010	(0.12 0.9	16 90	ns




FIGURE 1. Logic Symbol




FIGURE 3. Propagation Delay (Notes 1, 2 and 3)

TL/F/9615-2

1.3V V<sub>OL</sub>

TL/F/9615-4




FIGURE 2. Load Test Circuit for Three-State Outputs

TL/F/9615-5
FIGURE 4. Enable and Disable Times (Notes 1, 2 and 3)


Note 1: Diagram shown for ENABLE Low.

Note 2: S1 and S2 of Load Circuit are closed except where shown.

Note 3: Pulse Generator of all Pulses: Rate  $\leq$  1.0 MHz,  $Z_O=50\Omega$ ,  $t_r\leq6.0$  ns,  $t_f\leq6.0$  ns.

Note 4: All diodes are IN916 or IN3064.

Note 5: CL includes probe and jig capacitance.



6-2160/1/LTS22 and DS26LS22A are quad differential line cellivers designed to meet the FS-422. RS-428 and Federal Standards 1020 and 1030 for balanced and unbalanced light of data transmission.

The OS26LS32 and OS26LS32A have an input sensitivity of 200 mV over the input voltage range of ±7V and the DS26LS33 and DS26LS33 have an input sensitivity of 500 mV over the input voltage range of ±15V.


Both the OSSELS32A and DSSELS33A differ in function from the popular DSSELS32 and DSSELS33 in that input pull-up and pull-down resistors are included which prevent output oscillation on unused diamnets.

Each version provides an enable and disable function common to all four receivers and features TRL-STATE® outputs with 6 mA sink capability. Constructed using low power Schottly processing, these devices are available over the full military and commerced operating temperature ranges.

High differential or common-mode Input voltage ranges 5 FIGURE 5 on the DS26LS32 and DS26LS32A and ±15V on the DS26LS33 and DS26LS33A

- # ±0.2V sensitivity over the input voltage range on the DS26L832 and DS26L832A, ±0.5V sensitivity on the DS26LS33 and DS26LS33A
- W DS26LS32 and DS26LS32A meet all requirements of RS-422 and RS-423
  - # 6k minimum input impadance
- at 100 mV input hysteresis on the DS26LS32 and DS26LS32A, 200 mV on the DS26LS33 and DS26LS33A
  - I Doeration from a single SV supply
- at TRI-STATE outputs, with choice of complementary out-

## Logic Diagram



# Connection Diagram



TATE INT - THE

Note: Input conditions may be any combination not defined for ENABLE

Order Number Dezel Säscm, Desel Säsch, obsel Stand, Desel Säsach, USSEL Säsach, Desel Säsch, Desel Sämt of Desel Sääach See NB Package Number Jick, Wisk or Nisk

For Complete Military 893 Specifications, See RETS Data Sheet.

Order Number DS26LS32MJ/863, DS26LS32MW/863, DG26LS33MJ/863, DS26LS33MW/863 See MS Peakage Number J16A or W16A



Typical Application

# DS26LS32C/DS26LS32M/DS26LS32AC/DS26LS33C/ DS26LS33M/DS26LS33AC Quad Differential Line Receivers

#### **General Description**

The DS26LS32 and DS26LS32A are guad differential line al Standards 1020 and 1030 for balanced and unbalanced digital data transmission.

The DS26LS32 and DS26LS32A have an input sensitivity of 200 mV over the input voltage range of ±7V and the DS26LS33 and DS26LS33A have an input sensitivity of 500 mV over the input voltage range of  $\pm$  15V.


Both the DS26LS32A and DS26LS33A differ in function from the popular DS26LS32 and DS26LS33 in that input pull-up and pull-down resistors are included which prevent output oscillation on unused channels.

Each version provides an enable and disable function common to all four receivers and features TRI-STATE® outputs with 8 mA sink capability. Constructed using low power Schottky processing, these devices are available over the full military and commerical operating temperature ranges.

#### **Features**

- High differential or common-mode input voltage ranges receivers designed to meet the RS-422, RS-423 and Feder- of ±7V on the DS26LS32 and DS26LS32A and ±15V on the DS26LS33 and DS26LS33A
  - ±0.2V sensitivity over the input voltage range on the DS26LS32 and DS26LS32A, ±0.5V sensitivity on the DS26LS33 and DS26LS33A
  - DS26LS32 and DS26LS32A meet all requirements of RS-422 and RS-423
  - 6k minimum input impedance
  - 100 mV input hysteresis on the DS26LS32 and DS26LS32A, 200 mV on the DS26LS33 and DS26LS33A
  - Operation from a single 5V supply
  - TRI-STATE outputs, with choice of complementary output enables for receiving directly onto a data bus


#### **Logic Diagram**



TL/F/5255-1

# **Connection Diagram**

**Dual-In-Line Package** 



TL/F/5255-2

#### **Truth Table**

ENABLE	ENABLE	Input	Output	
0	1	X	Hi-Z	
S	See V <sub>ID</sub> ≥ V <sub>TH</sub> (Max		1	
Note	Below	$V_{ID} \leq V_{TH}$ (Min)	0	

HI-Z = TRI-STATE

Note: Input conditions may be any combination not defined for ENABLE and ENABLE.

Order Number DS26LS32CM, DS26LS32CN, DS26LS32MJ, DS26LS32ACM, DS26LS32ACN, DS26LS33CN, DS26LS33MJ or DS26LS33ACN See NS Package Number J16A, M16A or N16A

For Complete Military 883 Specifications, See RETS Data Sheet.

Order Number DS26LS32MJ/883, DS26LS32MW/883, DS26LS33MJ/883, DS26LS33MW/883 See NS Package Number J16A or W16A

# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office/Distributors for availability and s	pecifications.	
Supply Voltage	as 7V	
Common-Mode Range	±25V	
Differential Input Voltage	±25V	
Enable Voltage	SS 7V	
Output Sink Current	50 mA	
Maximum Power Dissipation* at 25°C		
Cavity Package	1433 mW	
Molded Dip Package	1362 mW	
SO Package DS26LS32	1002 mW	

\*Derate cavity package 9.6 mW/°C above 25°C; derate molded DIP package 10.9 mW/°C above 25°C.

Derate SO Package 8.01 mW/°C for DS26LS32 8.41 mW/°C for DS26LS32A

DS26LS32A

	Storage Temperature Range -65°C to	
G32/D	Lead Temperature (Soldering, 4 seconds)	260°C
17 /	Operating Conditions  Min Max	Units
20	Supply Voltage, (V <sub>CC</sub> ) DS26LS32M, DS26LS33M (MIL)	AZTI-
15	DS26LS32C, DS26LS33C 4.75 5.25 DS26LS32AC, DS26LS33AC (COML)	A <sup>TZ</sup> 1
ivsVi	Temperature, (T <sub>A</sub> ) DS26LS32M, DS26LS33M -55 +125 (MIL)	°C \
9	DS26LS32C, DS26LS33C 0 +70	°C

DS26LS32AC, DS26LS33AC (COML)

**Electrical Characteristics** over the operating temperature range unless otherwise specified (Notes 2, 3 and 4)

1051 mW

Symbol	Parameter		Conditions		Min	Тур	Max	Units
V <sub>TH</sub>	Differential Input	V <sub>OUT</sub> = V <sub>OH</sub>	DS26LS32, DS26LS3	$32A, -7V \le V_{CM} \le +7V$	-0.2	±0.07	0.2	٧
	Voltage	or V <sub>OL</sub>	DS26LS33, DS26LS3	$33A, -15V \le V_{CM} + 15V$	-0.5	±0.14	0.5	V
R <sub>IN</sub>	Input Resistance	-15V ≤ V <sub>CM</sub>	≤ +15V (One Input A	C GND)	6.0	8.5		kΩ
I <sub>IN</sub>	Input Current (Under	V <sub>IN</sub> = 15V, Ot	her Input −15V ≤ V <sub>IN</sub>	≤ +15V			2.3	mA
	Test)	$V_{IN} = -15V$	Other Input −15V ≤ V	IN ≤ +15V			-2.8	mA
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = MIN, Δ	$V_{IN} = 1V$ ,	Commercial (19 1 29 20 1)	2.7	4.2	pq	V
	1	$V_{\overline{\text{ENABLE}}} = 0.$	$8V, I_{OH} = -440  \mu A$	Military	2.5	4.2	2	V
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Min, Δ'		I <sub>OL</sub> = 4 mA	Laure Ban J	gV-	0.4	٧
	V3.0	$V_{\overline{\text{ENABLE}}} = 0.$	8V TUSYED	I <sub>OL</sub> = 8 mA	James V	13	0.45	V
VIL	Enable Low Voltage	7 10V	MQT ATTEMMENT	- 10	7	NOTE	0.8	V
V <sub>IH</sub>	Enable High Voltage	Z1 - a-	THETHER A	TL/F/5255-	2.0			V
V <sub>I</sub> Valle	Enable Clamp Voltage	V <sub>CC</sub> = Min, I <sub>IN</sub>	<sub>I</sub> = -18 mA	W. geed except where shown.		3 not riwork	: Diagram :	stoV.
lo	OFF-State (High	V <sub>CC</sub> = Max		V <sub>O</sub> = 2.4V			20	μΑ
	Impedance) Output Current	52	nced Interface—RS-4	$V_{O} = 0.4V$	atios	onqq/	-20	μΑ
I <sub>IL</sub>	Enable Low Current	$V_{IN} = 0.4V$			Q 3.18A	63	-0.36	mA
I <sub>IH</sub>	Enable High Current	$V_{IN} = 2.7V$		N/A			20	μΑ
Isc	Output Short-Circuit Current	$V_O = 0V, V_{CC}$	= Max, $\Delta V_{IN} = 1V$	1	C ATAC		-85	mA
Icc	Power Supply	V <sub>CC</sub> = Max, A	II V <sub>IN</sub> = GND,	DS26LS32, DS26LS32A		52	70	mA
	Current	Outputs Disabl	ed	DS26LS33, DS26LS33A		57	80	mA
lı	Input High Current	V <sub>IN</sub> = 5.5V	er Ground Reference	Single Wire with Driv			100	μΑ
V <sub>HYST</sub>	Input Hysteresis	$T_A = 25^{\circ}C, V_C$	<sub>CC</sub> = 5V,	DS26LS32, DS26S32A		100		mV
	734	V <sub>CM</sub> = 0V		DS26LS33, DS26LS33A	ALS	200		mV

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All currents into device pins are shown as positive, all currents out of device pins are shown as negative, all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.

Note 3: All typical values are  $V_{CC} = 5V$ ,  $T_A = 25$ °C.


Note 4: Only one output at a time should be shorted.

# Switching Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C (1910N) appliful mumbers of principal appliful


Symbol Parameter		Conditions	DS26LS32/DS26LS33			DS26LS32A/DS26LS33A			Units
Symbol	rarameters	Conditions	Min	Тур	Max	a b Min Ma	Тур	Max	Office
t <sub>PLH</sub>	Input to Output	C <sub>L</sub> = 15 pF	Operati	17 17	25 25		23 23	35 10V	ns ns
t <sub>LZ</sub> v	ENABLE to Output	$C_L = 5 pF$	OSSSLEGE (MIL)	20 15	30 22		15 20	22 25	ns ns
t <sub>ZL</sub> t <sub>ZH</sub>	ENABLE to Output	C <sub>L</sub> = 15 pF	D\$26L\$32	15 15	22 22	11.25°C	14 15	22 22	ns ns

# **AC Test Circuit and Switching Time Waveforms**


**Load Test Circuit for TRI-STATE Outputs** 



Propagation Delay (Notes 1 and 3)



Enable and Disable Times (Notes 2 and 3)



Note 1: Diagram shown for ENABLE low


Note 2: S1 and S2 of load circuit are closed except where shown.

Note 3: Pulse generator for all pulses: Rate = 1.0 MHz;  $Z_O = 50\Omega$ ;  $t_r \le 6$  ns;  $t_f \le 6.0$  ns.


TL/F/5255-5

# **Typical Applications**

#### Two-Wire Balanced Interface—RS-422









# DS34C86T **Quad CMOS Differential Line Receiver**

# General Description of all hugol elderil

The DS34C86T is a quad differential line receiver designed to meet the RS-422, RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission, while retaining the low power characteristics of CMOS

The DS34C86T has an input sensitivity of 200 mV over the common mode input voltage range of ±7V. Hysteresis is provided to improve noise margin and discourage output instability for slowly changing input waveforms.

The DS34C86T features internal pull-up and pull-down resistors which prevent output oscillation on unused channels.

Separate enable pins allow independent control of receiver pairs. The TRI-STATE® outputs have 6 mA source and sink capability. The DS34C86T is pin compatible with the DS3486.

#### **Features**

- CMOS design for low power
- ±0.2V sensitivity over the input common mode voltage range
- Typical propagation delays: 19 ns
- Typical input hysteresis: 60 mV
- Inputs won't load line when V<sub>CC</sub> = 0V
- Meets the requirements of EIA standard RS-422
- TRI-STATE outputs for system bus compatibility

Absolute Maximum Ratings (Notes 1 & 2)

Military/Aerospace seecified devices are required. please contact the National Semiconductor Bales


Input Common Made Range (Void)

Storage Temperature Range (Tato)

Differential Input Voltage (Voter)

- Available in surface mount
- Open input Failsafe feature, output high for open input





#### **Connection Diagram**

# **Dual-In-Line Package** OUTPUT A -OUTPUT R ENABLE A/C ENABLE B/D OUTPUT C OUTPUT D INPUTS C INPUTS D GND TL/F/8699-2

Top View Order Number DS34C86TJ, DS34C86TM, and DS34C86TN See NS Package Number J16A, M16A and N16E

#### **Truth Table**

Enable	Input InemuC	Output
VccJ= Max.,	Qurescent Prxrer	Z 00
Н	V <sub>ID</sub> ≥ V <sub>TH</sub> (Max)	Н
H J	$V_{ID} \leq V_{TH}$ (Min)	T LISAHA
Н	Open*	Н

\*Open, not terminated Z = TRI-STATE

# Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (VCC) ±14V Input Common Mode Range (V<sub>CM</sub>) ±14V Differential Input Voltage (VDIFF) 7V Enable Input Voltage (VIN) -65°C to +150°C Storage Temperature Range (TSTG) Lead Temperature (Soldering 4 sec) 260°C Maximum Power Dissipation at 25°C (Note 5) Ceramic "J" Package 2308 mW Plastic "N" Package 1645 mW

SOIC Package

Current Per Output This device does not meet 2000V ESD rating. (Note 4)

# **Operating Conditions**

Min	Max	Unit
4.50	5.50	V
-40	+85	°C
G Isi	500	ns
	4.50	4.50 5.50 -40 +85

to meet the RS-422, RS-423, and Federal Standards 1020

Order Number DS34085TJ, DS34086TM, and DS34086TN See MS Package Number J V6A, M 16A and N 16E

# DC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ (unless otherwise specified) (Note 3)

1190 mW

Symbol	regmos Parameter of studio	O STATE ATT Conditions SERIOCORD	Min Min	Тур	Max	Units
V <sub>TH</sub> open inpu	Minimum Differential Input Voltage	$V_{OUT} = V_{OH} \text{ or } V_{OL}$ $-7V < V_{CM} < +7V$	-200	35	+200	odT mV
R <sub>IN</sub>	Input Resistance	$V_{IN} = -7V$ , $+7V$ (Other Input = GND) and solution Am	5.0 bni	6.8 ATA	aretophables. The TRI-	eg kΩ
I <sub>IN</sub>	Input Current (Under Test)	$V_{IN} = +10V$ , Other Input = GND $V_{IN} = -10V$ , Other Input = GND	o niq ei	+1.1 -2.0	+1.5 -2.5	MA DE
V <sub>OH</sub>	Minimum High Level Output Voltage	$V_{CC} = Min., V_{(DIFF)} = +1V$ $I_{OUT} = -6.0 \text{ mA}$	3.8	4.2	gic Dia	V
V <sub>OL</sub>	Maximum Low Level Output Voltage	$V_{CC} = Max., V_{(DIFF)} = -1V$ $I_{OUT} = 6.0 \text{ mA}$	IA WI	0.2	0.3	V
V <sub>IH</sub>	Minimum Enable High Input Level Voltage	X X	2.0			V
V <sub>IL</sub>	Maximum Enable Low Input Level Voltage		8		0.8	V
loz	Maximum TRI-STATE Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, TRI-STATE Control = $V_{IL}$	men	±0.5	±5.0	μА
Output	Maximum Enable Input Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	Jine Packet	-nt-tauC	±1.0	μА
lcc Z	Quiescent Power Supply Current	$V_{CC} = Max., V_{(DIFF)} = +1V$		16	23	mA
V <sub>HYST</sub>	Input Hysteresis	$V_{CM} = 0V$	2 1	60	LA SINI	mV

## AC Electrical Characteristics V<sub>CC</sub> = 5V ± 10% (Note 3) (Figures 1, 2, and 3) (All 10 All 10

Symbo	ı	Parameter		Conditions	Min		Тур	Max	Units
t <sub>PLH</sub> , t <sub>PHL</sub>	V0.8	Propagation Delay Input to Output	Y	$C_L = 50 \text{ pF}$ $V_{\text{DIFF}} = 2.5 \text{V}$ $V_{\text{CM}} = 0 \text{V}$		VE.1	19	TU 30 23 HOH)	ns
t <sub>RISE</sub> , t <sub>FALL</sub>	HOV	Output Rise and Fall Times	-(0	$C_L = 50 \text{ pF}$ $V_{DIFF} = 2.5V$ $V_{CM} = 0V$	-	E19 <sup>3</sup>	4	9	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	VOV.	Propagation Delay ENABLE to Output		$\begin{aligned} &C_L = 50 \text{ pF} \\ &R_L = 1000\Omega \\ &V_{DIFF} = 2.5 V \end{aligned}$	ve.o.	1119 <sup>†</sup>	13	TU118)	ns
t <sub>PZL</sub> , t <sub>PZH</sub>		Propagation Delay ENABLE to Output	*******	$C_L = 50 \text{ pF}$ $R_L = 1000\Omega$ $V_{DIFF} = 2.5V$			13	21	ns

Note 1: Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, all voltages are referenced to ground.

Note 3: Unless otherwise specified, Min/Max limits apply across the operating temperature range.

All typicals are given for  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ .

Note 4: ESD Rating; HBM (1.5kΩ, 100 pF)

Inputs ≥ 2000V All other pins ≥ 1000V EIAJ (0 $\Omega$ , 200 pF)  $\geq$  350V


Note 5: Ratings apply to ambient temperature at 25°C. Above this temperature derate N Package 13.16 mW/°C, J Package 15.38 mW/°C and M Package

# Comparison Table of Switching Characteristics into "LS-Type" Load $V_{CC}=5V$ , $T_A=25^{\circ}C$ (Figures 4 and 5) (Note 6)


Symbol	Parameter	DS3	4C86	DS	Units		
Cymbol	T didilictor	Тур	Max	Тур	Max	Office	
t <sub>PHL(D)</sub>	Propagation Delay Time Output High to Low	17		19		ns	
t <sub>PLH(D)</sub>	Propagation Delay Time Output Low to High	19	10981	19		ns	
t <sub>PLZ</sub>	Output Low to TRI-STATE	13	(0))(36)	23		ns	
t <sub>PHZ</sub>	Output High to TRI-STATE	12	HDV	25		ns	
t <sub>PZH</sub>	Output TRI-STATE to High	13	UPRIT Vac	18		ns	
t <sub>PZL</sub>	Output TRI-STATE to Low	13		20		ns	

Note 6: This Table is provided for comparison purposes only. The values in this table for the DS34C86 reflect the performance of the device but are not tested or

# **Test and Switching Waveforms**



**FIGURE 1. Propagation Delays** 



CL Includes load and test jig capacitance.

 $S1 = V_{CC}$  for  $t_{PZL}$ , and  $t_{PLZ}$  measurements.

S1 = GND for tpzH, and tpHZ measurements.

FIGURE 2. Test Circuit for **TRI-STATE Output Tests** 






FIGURE 3. TRI-STATE Output Enable and Disable Waveforms


# **AC Test Circuits and Switching Time Waveforms**



Input Pulse Characteristics:  $t_{TLH} = t_{THL} = 6 \text{ ns} (10\% \text{ to } 90\%)$ 

PRR = 1 MHz, 50% duty cycle FIGURE 4. Propagation Delay Differential Input to Output for "LS-Type" Load





 $\begin{array}{c|cccc} \text{Differential Inputs} & \text{Enable} & \text{Output} \\ \hline \textbf{V}_{ID} = (\textbf{V}_{IM} +) - (\textbf{V}_{IM} -) & \textbf{E} & \text{Outf} \\ \hline \textbf{V}_{ID} \geq 0.2V & \textbf{H} & \textbf{H} \\ \hline \textbf{V}_{ID} \leq -0.2V & \textbf{H} & \textbf{L} \\ \hline \textbf{X} & \textbf{L} & 2 \\ \hline \end{array}$ 

H = High Level L = Low Level



# DS34F86/DS35F86 RS-422/RS-423 Quad Line Receiver with TRI-STATE® Outputs

#### **General Description**

The DS34F86/DS35F86 RS-422/3 Quad Receiver features four independent receivers, which comply with EIA Standards for the electrical characteristics of balanced/unbalanced voltage digital interface circuits. Receiver outputs are 74LS compatible TRI-STATE structures which are forced to a high impedance state when the appropriate output control lead reaches a logic zero condition. A PNP device buffers each output control lead to assure minimum loading for either logic one or logic zero inputs. In addition each receiver has internal hysteresis circuitry to improve noise margin and discourage output instability for slowly changing input waveforms.

The DS34F86/DS35F86 offers improved performance due to the use of state-of-the-art L-FAST bipolar technology. The L-FAST technology allows for higher speeds and lower currents by utilizing extremely short gate delay times. Thus, the DS34F86/DS35F86 features lower power, extended temperature range, and improved specifications.

The DS34F86/DS35F86 offers optimum performance when used with the DS34F87/DS35F87 Quad Line Driver.


#### **Features**

- Military temperature range
- TRI-STATE outputs
- Fast propagation times (15 ns typical)


AC Test Circuits and Switching Time Waveforms roome

- TTL compatible
- 5.0V supply
- Lead compatible and interchangeable with MC3486 and DS3486

# **Connection Diagram**



Order Number DS34F86J or DS35F86J See NS Package Number J16A



Top View FIGURE 1. Block Diagram

#### Function Table (Each Receiver)

Differential Inputs $V_{ID} = (V_{IN} +) - (V_{IN} -)$	Enable E	Output
$V_{\text{ID}} \geq 0.2V$	Н	Ĥ
$V_{\text{ID}} \leq -0.2V$	Н	L
X	L	Z

H = High Level

L = Low Level

Z = High Impedance (off)

#### Absolute Maximum Ratings (Note 1) honor above questions and a label of the second of t If Military/Aerospace specified devices are required, 281+ Input Common Mode Voltage and balloage and balloag please contact the National Semiconductor Sales Input Differential Voltage \*Derate cavity package 10 mW/°C above 25°C. Office/Distributors for availability and specifications. Storage Temperature Range Operating Conditions Ceramic DIP -65°C to +175°C Operating Temperature Range DS34F86 -55°C to +125°C DS35F86 0°C to +70°C Temperature DS34F86 0°C to +70°C Supply Voltage 4.75V to 5.25V Lead Temperature DS35F86 Ceramic DIP (soldering, 60 seconds) 300°C Temperature -55°C to +125°C ntiti Maximum Power Dissipation\* at 25°C 4.5V to 5.5V Supply Voltage 1500 mW Cavity Package Input Common Mode Voltage Range -7.0V to +7.0V8.0V Supply Voltage Input Differential Voltage Range 6V Input Voltage 8.0V

# Electrical Characteristics over operating range, unless otherwise specified (Notes 2 & 3)

Symbol	Parameter ST	Cond	Conditions		Тур	Max	Unit
VIHan	Input Voltage HIGH			2			V
V <sub>IL</sub>	Input Voltage LOW				Total Control of the	0.8	V
V <sub>TH(D)</sub>	Differential Input Threshold	ential Input Threshold $-7V \le V_{CM} \le 7V$ , $V_O = V_{OH}$		omen	Weas	0.2	Parel
3.0V	Voltage (Note 6)	$V_{IH} = 2V$	$V_O = V_{OL}$	-0.2	3	10.2 01	
I <sub>IB</sub>	Input Bias Current	$V_{CC} = 0V \text{ or } 5.25V,$	$V_I = -10V$			-3.25	
V0		Other inputs at 0V	$V_I = -3V$	1-0-	100.00 to 100.00 to 100.00	-1.50	mA
	(i) THot	= (0)HT4 <sub>p</sub>	V <sub>I</sub> = +3V	1	U9M1 0.0	+1.50	PULSE
но	Will Will	THOTHA	V <sub>I</sub> = +10V	= +10V		+3.25	(Nole
V <sub>OH</sub>	Output Voltage HIGH (Note 5)	$-7V \le V_{CM} \le 7V$ $V_{IH} = 2V,$	0°C to +70°C	2.8		T	V
1L/F/9610-4		$I_{O} = -0.4 \text{ mA},$ $V_{ID} = 0.4 \text{ V}$	-55°C to +125°C	2.5	V8.1+		
V <sub>OL</sub>	Output Voltage LOW	$-7V \le V_{CM} \le 7V$ , $V_{IH} = 2V$	I <sub>O</sub> = 8 mA, V <sub>ID</sub> = 0.4V	的汗		0.5	V
loz	Off State (High Impedance) Output Current	$V_{I(D)} = +3V, V_{IL} = 0$ $V_{O} = 0.5V$	.8V,			-10	μΑ
		$V_{I(D)} = -3V, V_{IL} = 0$ $V_{O} = 2.7V$	.8V,			10	μιν
los	Output Short Circuit Current (Note 4)	$V_{I(D)} = +3V, V_{IH} = 2V_{O} = 0V$	2V,	-15		-100	mA
lıL	Input Current LOW (TRI-STATE Control)	$V_{IL} = 0.5V$				-100	μΑ
I <sub>IH</sub>	Input Current HIGH		V <sub>IH</sub> = 2.7V			20	μА
	(TRI-STATE Control)		V <sub>IH</sub> = 5.25V			40	
V <sub>IC</sub>	Input Clamp Diode Voltage (TRI-STATE Control)	$I_{\text{IC}} = -10 \text{ mA}$				-1.5	V
lcc	Supply Current	$V_{IL} = 0V$				50	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS35F86 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS34F86. All typicals are given for  $V_{CC} = 5V$  and  $T_A = 25^{\circ}$ C.

Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are reference to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.


Note 5: Refer to EIA RS-422/3 for exact conditions. Input balance and V<sub>OH</sub>/V<sub>OL</sub> levels are tested simultaneously for worse case.

Note 6: Differential input threshold voltage and guaranteed output levels are tested simultaneously for worst case.

#### Switching Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C (Figures 2 & 3)

	_				omnoor			dentify the second	ama   has
Symbol	88-	-	Parameter	ratura Voltage	Conditions	Min	(Note 1) noi	Max	Units
t <sub>PHL(D)</sub>	1-		ion Delay Tir		Figure 2	1500	15	22	ns
t <sub>PLH(D)</sub>		Differenti	al Inputs to C	Outputs	IIQ ruqni Vo.8		15	22	ns
t <sub>LZ</sub>		Propagat	ion Delay Tin	ne	$C_L = 5 pF$		14	18	ns
t <sub>HZ</sub>		Controls	to Outputs	loega eatun	figure 3	over operall	15 970	20	ns
tzH	6	dAg	nille		Figure 3		12 10150	16	ins ve
t <sub>ZL</sub>			8				13 HOIH	18 491	nselV

## **Parameter Measurement Information**



Am Dt - = oil

(TRI-STATE Control)




FIGURE 3. Propagation Delay TRI-STATE Control Input to Output




FIGURE 3b.  $t_{HZ}$ ,  $t_{ZL}$ Note 1: The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle,  $t_{TLH} = t_{THL} = 6.0$  ns (10% to 90%),  $t_{ZO} = 50\Omega$ .

Note 2: C<sub>L</sub> includes probe and jig capacitance. Note 3: All diodes are IN916 or equivalent. HAPOTS A STORM TO THE TRACTATE OUTPOT B SHAPOTS A COUTPUT B COUTPU

Order Number DESASSI, DSSASSIIS or DSSASSII See NS Package Number 116A, W16A or N16A



# DS3486 Quad RS-422, RS-423 Line Receiver

## **General Description**

National's quad RS-422, RS-423 receiver features four independent receivers which comply with EIA Standards for the electrical characteristics of balanced/unbalanced voltage digital interface circuits. Receiver outputs are 74LS compatible, TRI-STATE® structures which are forced to a high impedance state when the appropriate output control pin reaches a logic zero condition. A PNP device buffers each output control pin to assure minimum loading for either logic one or logic zero inputs. In addition, each receiver has internal hysteresis circuitry to improve noise margin and discourage output instability for slowly changing input wave-forms.

## **Features**

- Four independent receivers bas set pot V2.14
- TRI-STATE outputs
- Internal hysteresis -140 mV (typ)
- Fast propagation times -19 ns (typ)
- TTL compatible outputs
- 5V supply
- Pin compatible and interchangeable with MC3486

Parameter Measurement Information (Continued)

FIGURE 3. Propagation Delay TRI-STATE Control input to Output **Block and Connection Diagrams** TRI-STATE® DIFFERENTIAL CONTROL INPUTS OUTPUT INPUT INPLIT NETWORK AMPLIFIER LEVEL HYSTERESIS TRANSLATOR SW2 OPEN - VO.2 - -TRANSLATOR AMPLIFIER FIGURE 3h. t<sub>HZ</sub>, t<sub>ZL</sub> **Dual-In-Line Package** 6 daily oyole, tr<sub>I,H</sub> = t<sub>IHL</sub> = 6.0 ns (10% to 90%), INPUTS A 15 INPUTS B **OUTPUT** A TRI-STATE OUTPUT B CONTROL A/C 12 TRI-STATE

**Top View** 

CONTROL B/D

INPUTS D

TL/F/5779-2

OUTPUT C

GND

Order Number DS3486J, DS3486M or DS3486N See NS Package Number J16A, M16A or N16A

#### Operating Conditions 10 principle Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales V Power Supply Voltage, Vcc. 4.75 5.25 Office/Distributors for availability and specifications. 0 0 70 °C Operating Temperature, TA Input Common-Mode Voltage -7.0 8V Power Supply Voltage, Vcc ±25V Input Common-Mode Voltage, VICM Output Low to High Range, VICR ±25V Input Differential Voltage, VID TRI-STATE Control Input Voltage, VI 8V Output Sink Current, IO 50 mA -65°C to +150°C Storage Temperature, TSTG Maximum Power Dissipation\* at 25°C Cavity Package 1433mW Molded Dip Package 1362 mW SO Package 1002 mW

#### **Electrical Characteristics**

(Unless otherwise noted, minimum and maximum limits apply over recommended temperature and power supply voltage ranges. Typical values are for  $T_{\Delta} = 25^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V}$  and  $V_{IC} = 0\text{V}$ . See Note 2.)

Symbol	Parameter	75 /	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	Input Voltage—High Logic State (TRI-STATE Control)	- 1	1	2.0			٧
V <sub>IL</sub>	Input Voltage—Low Logic State (TRI-STATE Control)	O TRI-STATE	100			0.8	٧
V <sub>TH(D)</sub>	Differential Input Threshold Voltage	Ó	$-7$ V $\leq$ V <sub>IC</sub> $\leq$ 7V, V <sub>IH</sub> TRI-STATE = 2V I <sub>O</sub> = $-0.4$ mA, V <sub>OH</sub> $\geq$ 2.7V		0.070	0.2	٧
		14.00	$I_{O}=8$ mA, $V_{OL}\geq0.5V$		0.070	-0.2	V
I <sub>IB</sub> (D)	Input Bias Current		V <sub>CC</sub> = 0V or 5.25V, Other Inputs at 0V	E- 2			
			$V_{I} = -10V$	HT.		-3.25	mA
		app	$V_{I} = -3V$			-1.50	mA
			V <sub>I</sub> = 3V			1.50	mA
		VELT	$V_I = 10V$			3.25	mA
	Input Balance	annual .	$-7V \le V_{IC} \le 7V, V_{IH(3C)} = 2V,$ (Note 4)				
		V <sub>OH</sub>	$I_{O} = -0.4 \text{ mA}, V_{ID} = 0.4 \text{V}$	2.7			٧
		VOL elege	$I_{O} = 8 \text{ mA}, V_{ID} = -0.4V$			0.5	٧
loz	Output TRI-STATE Leakage Current	togni istin	$V_{I(D)} = 3V, V_{IL} = 0.8V, V_{OL} = 0.5V$			-40	μΑ
			$V_{I(D)} = -3V, V_{IL} = 0.8V, V_{OH} = 2.7V$			40	μΑ
los	Output Short-Circuit Current		$V_{I(D)} = 3V$ , $V_{IH}$ TRI-STATE = 2V, $V_{O} = 0V$ , (Note 3)	-15		-100	mA
IIL	Input Current—Low Logic State (TRI-STATE Control)		$V_{IL} = 0.5V$			-100	μΑ
Iн	Input Current—High Logic State		V <sub>IH</sub> = 2.7V			20	μΑ
	(TRI-STATE Control)		V <sub>IH</sub> = 5.25V			100	μА
V <sub>IC</sub>	Input Clamp Diode Voltage (TRI-STATE Control)		$I_{\text{IN}} = -10 \text{ mA}$			-1.5	V
Icc	Power Supply Current		All Inputs V <sub>II</sub> = 0V			85	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All currents into device pins are shown as positive, out of device pins are negative. All voltages referenced to ground unless otherwise noted.


Note 3: Only one output at a time should be shorted.

Note 4: Refer to EIA RS-422/3 for exact conditions.

<sup>\*</sup>Derate cavity package 9.6 mW/\*C above 25°C; derate Dip molded package
10.2 mW/\*C above 25°C. Derate SO package 8.01 mW/\*C above 25°C.

Symbol	Parameter	equired, e Sates	Min	Тур	Max	Units
tPHL(D) 07	Propagation Delay Time—Differential Inputs Output High to Low	to Output	officegs bn	availidellava 19 oo	erbutors for by Vo <b>35</b> ge, V	alCi\aoliti que r <b>ns</b> o
t <sub>PLH(D)</sub>	Output Low to High	±25V		M-19 9081	aV eladi/-nor	ns
t <sub>PLZ</sub>	TRI-STATE Control to Output Output Low to TRI-STATE	V8S±		V 23 flov	Con 35 Input	erial fue ns
t <sub>PHZ</sub>	Output High to TRI-STATE	O'OSt 4	M OSSE	25	35	ns
t <sub>PZH</sub>	Output TRI-STATE to High			0°25 18 noi	edias 30 iemo	ns
t <sub>PZL</sub>	Output TRI-STATE to Low	Winter		20	30 0000	9 vivns


# **AC Test Circuits and Switching Time Waveforms**



Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not mean to imply that the device operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note S. VII critisuus eite oovee bus sie suowu se baseina

lote 4: Fuler to EIA RS- (22/3 for exect conditions.





# **DS34C87T CMOS Quad TRI-STATE® Differential Line Driver**

#### **General Description**

The DS34C87T is a guad differential line driver designed for digital data transmission over balanced lines. The DS34C87T meets all the requirements of EIA standard RS-422 while retaining the low power characteristics of CMOS. This enables the construction of serial and terminal interfaces while maintaining minimal power consumption.

The DS34C87T accepts TTL or CMOS input levels and translates these to RS-422 output levels. This part uses special output circuitry that enables the individual drivers to power down without loading down the bus. This device has separate enable circuitry for each pair of the four drivers. The DS34C87T is pin compatible to the DS3487T.

All inputs are protected against damage due to electrostatic discharge by diodes to V<sub>CC</sub> and ground.


#### **Features**

- TTL input compatible
- Typical propagation delays: 6 ns
- Typical output skew: 0.5 ns
- Outputs won't load line when V<sub>CC</sub> = 0V
- Meets the requirements of EIA standard RS-422

AC Test and Switching Time Waveforms (communed)

- Operation from single 5V supply
- TRI-STATE outputs for connection to system buses
- Low quiescent current
- Available in surface mount

## Connection and Logic Diagrams



TATE Control Input to Go waiV qoT Order Number DS34C87TJ, DS34C87TM or DS34C87TN See NS Package Number J16A, M16A or N16E

O NON-INVERTING OUTPUTS OINVERTING OUTPUT CONTROL TL/F/8576-2

#### **Truth Table**

Input	Control Input	Non-Inverting Output	Inverting Output
Н	Н	Н	V0 L
L <sub>S-ett</sub>	Н	L	Н
X	noite sport	e acureZ	Z

L = Low logic state

X = Irrelevant

H = High logic state

Z = TRI-STATE (high impedance)

#### Absolute Maximum Ratings (Notes 1 & 2) This device does not meet 2000V ESD rating. (Note 12) If Military/Aerospace specified devices are required, **Operating Conditions** please contact the National Semiconductor Sales Office/Distributors for availability and specifications. niM Propagation Delay Max Units Supply Voltage (V<sub>CC</sub>) turni 0 of fugal 4.50 Supply Voltage (V<sub>CC</sub>) -0.5 to 7.0V DC Input or Output Voltage (VIN, VOUT) Vcc -1.5 to $V_{CC} + 1.5V_{\odot}$ DC Voltage (VIN) Operating Temperature Range (TA) DC Output Voltage (VOUT) -0.5 to 7V DS34C87T 40 +85 °C Clamp Diode Current (I<sub>IK</sub>, I<sub>OK</sub>) ±20 mA Input Rise or Fall Times (t<sub>r</sub>, t<sub>f</sub>) ns DC Output Current, per pin (IOUT) ±150 mA DC VCC or GND Current (ICC) ± 150 mA Storage Temperature Range (TSTG) -65°C to +150°C Maximum Power Dissipation (PD) @ 25°C (Note 3) Ceramic "J" Package 2419 mW Plastic "N" Package 1736 mW SOIC Package 1226 mW Lead Temperature (T<sub>L</sub>) (Soldering 4 sec) 260°C

#### DC Electrical Characteristics V<sub>CC</sub> = 5V ±10% (unless otherwise specified) (Note 4)

Symbol	Parameter of the gr	Triul englatement ton	conditions we great tuget to	Min	Typ al a	Max legi	: Units
V <sub>IH</sub>	High Level Input Voltage	rt tos Voc. and the	$s$ road: consumption, $P_D = G_{PD} V^2_{GC}$	2.0	the no load a	delay added by pp determines Vcc f + lcc.	tue to the 1 Ve 10: 0 s = Ceo
V <sub>IL</sub>	Low Level Input Voltage	eristics int	tching Charack	iw8 to	oldsT	0.8	mex
VoH	High Level Output Voltage	$V_{IN} = V_{IH}$ or $I_{OUT} = -20$	V <sub>IL</sub> , mA	2.5	3.4		V
V <sub>OL</sub>	Low Level Output Voltage	$V_{IN} = V_{IH}$ or $I_{OUT} = 48 \text{ m}$ .	V <sub>IL</sub> ,	lay	E.0	0.5	V pp pp
V <sub>T</sub>	Differential Output Voltage	$R_L = 100 \Omega$ (Note 5)		2.0	tuqtuO ot fi 3.1 (8 st		V
$ V_T  -  \overline{V}_T $	Difference In Differential Output	$R_L = 100 \Omega$ (Note 5)		selfi tuc	srential Out Fall Times		V
Vos	Common Mode Output Voltage		C <sub>L</sub> = 50 pF, R <sub>L</sub> = 20 S1 Closed, S2 Closed	emiT	elda2.0 fuo (8 e)	3.0 (M)	٧
$ V_{OS} - \overline{V}_{OS} $	Difference In Common Mode Output		Ct = 50 pF, Rt = 20 S1 Clased, S2 Clased	Time	put Disable te 9)	lu⊙ 0.4	V
I <sub>IN</sub>	Input Current	$V_{IN} = V_{CC}$ , G	and, V <sub>IH</sub> , or V <sub>IL</sub>	Time	out Enable	1.0±1.0	μΑ
lcc an	Quiescent Supply Current	$V_{IN} = V_{CC}$ or	GND A Re 66 = 10 r 0.5V (Note 6)	emil	200	500 2.0	μA mA
OZ leat ion ets	TRI-STATE Output	V <sub>OUT</sub> = V <sub>CC</sub> Control = V <sub>IL</sub>	or GND is value of T. vine en	eoqiuq neche		±5.0	μΑ
Isc	Output Short Circuit Current	V <sub>IN</sub> = V <sub>CC</sub> or (Notes 5, 7)	GND	-30	M (1.9 kG, 14 $M$ $\geq$ 1500 $V$ $M$ $\geq$ 1000 $V$		mA
loff	Power Off Output Leakage Current	V <sub>CC</sub> = 0V (Note 5)	$V_{OUT} = 6V$ $V_{OUT} = -0.25V$		J (00, 200 pF Pins ≥ 356V		μA μA

Note 1: Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified, all voltages are referenced to ground. All currents into device pins are positive; all currents out of device pins are negative.

Note 3: Ratings apply to ambient temperature at 25°C. Above this temperature derate N Package 13.89 mW/°C, J Package 16.13 mW/°C, and M Package 9.80 mW/°C.

Note 4: Unless otherwise specified, min/max limits apply across the  $-40^{\circ}$ C to 85°C temperature range. All typicals are given for  $V_{CC}=5V$  and  $T_{A}=25^{\circ}$ C.

Note 5: See EIA Specification RS-422 for exact test conditions.

Note 6: Measured per input. All other inputs at V<sub>CC</sub> or GND.

Note 7: This is the current sourced when a high output is shorted to ground. Only one output at a time should be shorted.

## Switching Characteristics $V_{CC} = 5V \pm 10\%$ , $t_f$ , $t_f \le 6$ ns (Figures 1, 2, 3, and 4) (Note 4)

Symbol	Parameter Parameter	Conditions	Min	Тур	Max	Units
tpLH, tpHL	Propagation Delay Input to Output (2007) #888107 (	S1 Open and		e valle alleve	ributops for a	ns sloV vlaque
Skew	(Note 8) (V) egend V sugsuO to sug	S1 Open	-1.5 to V <sub>OI</sub>	0.5	- 3 (MIV)	ns
STLH, THL OF-	Differential Output Rise And Fall Times	S1 Open	)-	6 (HO)	Voltage (Vour e Curt <b>0t</b> nt (figg	hughið 90 bold g <b>ns</b> ak
t <sub>PZH</sub>	Output Enable Time	S1 Closed	J.	12	25	ns
t <sub>PZL</sub>	Output Enable Time	S1 Closed	ei 0'88-	13	26	ns
t <sub>PHZ</sub>	Output Disable Time (Note 9)	S1 Closed	(Keja 3)	on (P4) @ 2	ower 8 Issipar	muns
t <sub>PLZ</sub>	Output Disable Time (Note 9)	S1 Closed	2	6	12	ns
C <sub>PD</sub>	Power Dissipation Capacitance (Note 10)	226 mW 260°C	P (3	100 oldering 4 se	kage srature (T <sub>L</sub> ) (S	peq Ologa pF gme T pass
CIN	Input Capacitance			6	M. L	pF

Note 8: Skew is defined as the difference in propagation delays between complementary outputs at the 50% point.

Note 9: Output disable time is the delay from the control input being switched to the output transistors turning off. The actual disable times are less than indicated due to the delay added by the RC time constant of the load.

Note 10: CPD determines the no load dynamic power consumption, PD = CPD V2CC f + ICC VCC, and the no load dynamic current consumption, Is = CPD VCC f + ICC.

# Comparison Table of Switching Characteristics into "LS-Type" Load $V_{CC}=5V$ , $T_A=+25^{\circ}C$ , $t_f\leq 6$ ns (Figures 4, 5, 6, 7, 8 and 9) (Note 11)

Symbol	Parameter	Conditions	DS34C87		DS3487		Units
Суппьог	rarameter	JV 10 MV	Тур	Max	Тур	Max	Office
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Input to Output	Am 85 - 0.001	Tuo! 6	10	10 10 O letnetel	9V 15	ns
Skew	(Note 8)	(5)	1.5	2.0	inge	pV.	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Differential Output Rise and Fall Times	100 D	ejoki	7 <sub>tuqh</sub>	ni sonarei 10 0 sinarei	15 15	ns
t <sub>PHZ</sub>	Output Disable Time (Note 9)	$C_L = 50 \text{ pF}, R_L = 200\Omega,$ S1 Closed, S2 Closed	= JP 8	11	poid nomm 17 patio <sup>17</sup> just	25	ns
t <sub>PLZ</sub>	Output Disable Time (Note 9)	$C_L = 50 \text{ pF}, R_L = 200\Omega,$ S1 Closed, S2 Closed	= JR 510V)	10	ni sonstali 15	25 es	ns
tpzH	Output Enable Time	$C_L = 50 \text{ pF, } R_L = \infty,$ S1 Open, S2 Closed	11	19 Viac	ut Current 11 iescent Sut	25	ns
t <sub>PZL</sub>	Output Enable Time	$C_L = 50 \text{ pF}, R_L = 200\Omega,$ S1 Closed, S2 Open	14 = 14	21	15	25	ns

Note 11: This table is provided for comparison purposes only. The values in this table for the DS34C87 reflect the performance of the device but are not tested or

Note 12: ESD Rating: HBM (1.5 kΩ, 100 pF)

08 - Inputs ≥ 1500V Outputs ≥ 1000V EIAJ (0Ω, 200 pF) 00 - All Pins ≥ 350V

# AC Test Circuit and Switching Time Waveforms Intelligence the Switching Time Waveforms R3 R2

TL/F/8576-3

Note: C1 = C2 = C3 = 40 pF (including Probe and Jig Capacitance), R1 = R2 =  $50\Omega$ , R3 =  $500\Omega$ 

FIGURE 1. AC Test Circuit





FIGURE 3. Enable and Disable Times



Typical Apylications 1/4 DS3487 1/4 DS34C87 C1 = 50 pF INCLUDES PROBE AND JIG CAPACITANCE TL/F/8576-8

FIGURE 5. Propagation Delays Test Circuit for "LS-Type" Load

Input pulse; f = 1 MHz, 50%,  $t_r \le 6$  ns,  $t_f \le 6$  ns FIGURE 4. Differential Rise and Fall Times




FIGURE 6. Differential Rise and Fall Times Test Circuit for "LS-Type" Load





FIGURE 7. Load Enable and Disable Times Test Circuit for "LS-Type" Load








FIGURE 8. Load Propagation Delays for "LS-Type" Load




FIGURE 9. Load Enable and Disable Times for "LS-Type" Load

# **Typical Applications**

Two-Wire Balanced System, RS-422 ENABLE O-ENABLE O-O DATA OUTPUT DATA O-1/4 DS34C87 1/4 DS34C86 TL/F/8576-12 \*R<sub>T</sub> is optional although highly recommended to reduce reflection.

FIGURE 5. Propagation Delays Test Circuit

FIGURE 4. Differential Rise and Fall Times

FIGURE 7. Load Enable and Disable Times Test Circuit for "LS-Type" Load

FIGURE 6. Differential Rise and Fall Times Test Circuit for "LS-Type" Load

# 2

# DS34F87/DS35F87 RS-422 Quad Line Driver with TRI-STATE® Outputs

## **General Description**

The DS34F87/DS35F87 RS-422 Quad Line Driver features four independent drivers which comply with EIA Standards for the electrical characteristics of balanced voltages digital interface circuits. The outputs are TRI-STATE structures which are forced to a high impedance state when the appropriate output control lead reaches a logic zero condition. All input leads are PNP buffered to minimize input loading for either logic one or logic zero inputs. In addition, internal circuitry assures a high impedance output state during the transition between power-up and power-down.


The DS34F87/DS35F87 offers improved performance due to the use of state-of-the-art L-FAST bipolar technology. The L-FAST technology allows for higher speeds and lower currents by utilizing extremely short gate delay times. Thus, the DS34F87/DS35F87 features lower power, extended temperature range, and improved specifications.


The DS34F87/DS35F87 offers optimum performance when used with the DS34F86/DS35F86 Quad Line Receiver.

#### **Features**

- Military temperature range
- Four independent drivers
- TRI-STATE outputs
- PNP high impedance inputs
- Fast propagation time
- TTL compatible
- 5.0V supply
- Output rise and falls times less than 15 ns
- Lead compatible and interchangeable with MC3487 and DS3487

# **Block and Connection Diagrams**





TL/F/9618-1

**Top View** 

# Function Table (Each Driver)

Input	Enable	Out	tput
mpat	Enable	Υ	Z
Н	Н	Н	L
L	Н	L	Н
X	L	Z	Z

H = High Level

L = Low Level

X = Immaterial

Z = High Impedance (off)

Order Number DS34F87J, DS34F87N or DS35F87J See NS Package Number J16A or N16A

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range

Ceramic DIP

-65°C to +175°C

Lead Temperature

Ceramic DIP (soldering, 60 sec.)

Supply Voltage

Input Voltage

5.5V

Maximum Power Dissipation\* at 25°C

Cavity Package 1500 mW

\*Derate cavity package 10 mW/°C above 25°C.

## Operating Range

Supply Voltage

DS34F87
Temperature 0°C to +70°C

DS35F87

General Description Temperature SUC SCA-SE VARIABLE TO CO. + 125°C

Supply Voltage moo doinly are vib mebreder 4.5V to 5.5V

#### Electrical Characteristics over operating range, unless otherwise specified (Notes 2 & 3) must so the single sp

Symbol	Parameter	Conditions	Min	Тур	Max et	Units
V <sub>IL</sub>	Input Voltage LOW	inimize input loading for 85 5	fered to m	PNP but	0.8	V
VIH	Input Voltage HIGH allal bus een fugtu	output state during the	2.0	i rigiri s	iry assures	V
na vereum IIL	Input Current LOW	V <sub>IL</sub> = 0.5V	d pue dn-1	sen powe	-200	μA
I <sub>IH</sub>	Input Current HIGH	$V_{IH} = 2.7V_{Advas}$	mi zieno Fil ha-ed	l-fo-eisia	+50	μΑ
		V <sub>IH</sub> = 5.5V na abaaga teripin	allows for	100	F100	nT
V <sub>IC</sub>	Input Clamp Voltage	$I_{\rm I} = -18  \text{mA}$	nony snon features	ang exer DS35F87	78 T 1.5	V
V <sub>OL</sub>	Output Voltage LOW	I <sub>OL</sub> = 48 mA .anoiteofficeq	mproved t	nge, and	0.5	(e) V
V <sub>OH</sub>	Output Voltage HIGH	$I_{OH} = -20 \text{ mA}$	2.5	DSGSF8/	e OSSAF67/	V
los	Output Short Circuit Current (Note 4)	$V_{IH} = 2.0V$	-40		-140	mA
loz	Output Leakage Current Hi-Z State	$V_{IL} = 0.5V, V_{IL}(z) = 0.8V$	nectio	noO b	±100	ДΑ
		$V_{IH} = 2.7V, V_{IL}(z) = 0.8V$			±100	μιν
I <sub>OL(off)</sub>	Output Leakage Current	$V_{OH} = 6.0V$ , $V_{CC} = 0V$			+100	μΑ
	Power Off	$V_{OL} = -0.25V, V_{CC} = 0V$	-0(7.	-0-1	-100	μιν
V <sub>OS</sub> -∇ <sub>OS</sub>	Output Offset Voltage Difference (Note 5)	OUTPUTS INVERTING (Z)			± 0.4	V
V <sub>OD</sub>	Output Differential Voltage (Note 5)		2.0		TORN IN	V
ΔV <sub>OD</sub>	Output Differential Voltage Change	TL/F/9616-2			± 0.4	V
I <sub>CCX</sub>	Supply Current	Control Leads Gnd	LINODIN		50	mA
Icc	4.11	Control Leads 2.0V			40	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DS35F87 and across the 0°C to +70°C range for the DS34F87. All typicals are given for  $V_{CC}=5V$  and  $T_{A}=25^{\circ}C$ .

Note 3: All currents into the device are positive; all currents out of the device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

Note 5: Refer to EIA RS-422/3 for exact conditions.

TL/F/9618-3

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHL</sub>	Propagation Delay Times	High to Low Input	3100C	30	20	ns
t <sub>PLH</sub>	83	Low to High Input			15	ns
t <sub>THL</sub>	Output Transition	High to Low Input			15	ns
t <sub>TLH</sub>	Times—Differential	Low to High Input	TA	72,109	15	ns
t <sub>PHZ(E)</sub>	Propagation Delay	$R_L = 200, C_L = 50 pF$	mas As	A STATE OF THE A	35	ns
t <sub>PLZ(E)</sub>	Control to Output	$R_L = 200, C_L = 50 pF$	A manual		35	ns
<sup>t</sup> PZH(E)	W 49	$R_L = \infty$ , $C_L = 50 pF$			35	ns
t <sub>PZL(E)</sub>	SIAS/AVIT	$R_L = 200, C_L = 50  pF$			35	ns
SKEW	Output to Output	Note 2			4.5	ns

Note 1:  $C_L = 50$  pF,  $V_I = 1.5V$  to  $V_O = 1.5V$ ,  $V_{PULSE} = 0V$  to +3.0V.

Note 2: Skew is defined as the difference in propagation delays between complementary outputs at the 50% point.

## **Parameter Measurement Information**






FIGURE 2. TRI-STATE Enable Test Circuit and Waveforms





TL/F/9618-7
FIGURE 3. Propagation Delay Times Input to Output Waveforms and Test Circuit

tPLH.

-1.5V


OUT

VOL TO VO.E

VOH

VOL

1.5V



Note 1: The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle,  $t_{TLH} = t_{THL} \le 5.0$  ns (10% to 90%), Z<sub>O</sub> = 500

Note 2: CL includes probe and jig capacitance.

Note 3: All diodes are IN3064 or equivalent.

Note 4: All diodes are IN914 or equivalent.

Supply Voltage

Storage Temperature

Maximum Power Dissipation" at 25°C

Absolute Maximum Ratings (Note 1)

If Military/Aerospace apportised devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.


#### **DS3487 Quad TRI-STATE® Line Driver**

## **General Description**

National's quad RS-422 driver features four independent drivers which comply with EIA Standards for the electrical characteristics of balanced voltage digital interface circuits. The outputs are TRI-STATE structures which are forced to a high impedance state when the appropriate output control pin reaches a logic zero condition. All input pins are PNP buffered to minimize input loading for either logic one or logic zero inputs.

#### -65°C to + 150°C **Features**

- Four independent drivers spanning 910 beblom
- \*TRI-STATE outputs a O'\Wm 9.11 egaloug tablom 9IG etanod\*
- Fast propagation times (typ 10 ns) 3788 €voda 374Wm th.8
- Electrical Characteristi elditamanta.
- 5V supply
- Output rise and fall times less than 15 ns
- Pin compatible with DS8924 and MC3487



Order Number DS3487M or DS3487N See NS Package Number M16A or N16A

				A AB WILLIAM DOLL OF	provided seem over the same filts	13.3 11/10.9 1 45.4 1/9.
100	Truth Ta	blenyT oiM		Condition	Parameter	Symbol
317		10			post to Output	JH9 <sup>†</sup>
T T	15	01 Input	Control	Non-Inverting Output	Inverting Output	H1d1
24		01	н		Unit field sunerentities	JHTT
35		10	Н	L'	Differential Rise Time	HJT
357	25	X X	L Rq	$H_{L} = \mathbf{Z}00\Omega, C_{L} = 80$	Enable to (Supput	2Hdj
10	25	L = Low logic state	₹q	$R_L = 200\Omega, C_L = 50$	Enable to Output	tptZ fptZ
217		H = High logic state X = Irrelevant	S1 Open	R <sub>L</sub> = ∞, O <sub>L</sub> = 50 pF	Enable to Output	HZd1
36	25	Z = TRI-STATE (high	impedance)	$R_L = 200\Omega, C_L = 50$	Enable to Output	

Note 1: "Absolute Medimum Ratings" are those values beyond which the salety of the device cannot be guaranteed. They are not meant to imply that the d should be operated at these limits. The table of "Electrical Cinaracteristics" provides conditions for actual device operation.

Note 3. All currents into device plus are positive, all currents out of device pins as negative. All voltages are referenced to ground unless of

Note 4: Only one output at a time should be shorted.

Note 5: Symbols and definitions correspond to EIA RS-422, where applicable

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Supply Voltage
 8V

 Input Voltage
 5.5V

 Storage Temperature
 -65°C to +150°C

Maximum Power Dissipation\* at 25°C
Molded DIP Package

\*Derate DIP molded package 11.9 mW/°C above 25°C. Derate SO package
8.41 mW/°C above 25°C.

SO Package 1051 mW Lead Temperature (Soldering, 4 seconds) 260°C

**Operating Conditions** 

Supply Voltage, V<sub>CC</sub>
DS3487

4.75
5.25

V

Temperature (T<sub>A</sub>)
DS3487

0
+70

°C

### Electrical Characteristics (Notes 2, 3, 4 and 5)

Symbol	Parameter	SME CO	nditions	no Mines	Тур	Max	Units
V <sub>IL</sub>	Input Low Voltage with states and a	TO BEED OF	ading for either log	ol hugni e	istrainia.	0.8	V
VIH	Input High Voltage			2.0	103300	- 9102 Org	V
I <sub>I</sub> L	Input Low Current	V <sub>IL</sub> = 0.5V		bacino	O has	-200	μΑ
I <sub>IH</sub>	Input High Current-Issaci		V <sub>IH</sub> = 2.7V		45 55 55	50	μΑ
			V <sub>IH</sub> = 5.5V			100	μΑ
V <sub>CL</sub>	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}$		annous g		-1.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 48 mA		No. 150	The same	0.5	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -20 \text{ mA}$		2.5	A CONTRACTOR OF THE PARTY OF TH		V
los garagagas	Output Short-Circuit Current		SINATAR	-40	1	-140	mA
loz	Output Leakage Current (TRI-STATE)	9947	$V_0 = 0.5V$		and the same of th	-100	μΑ
LORTHED CAL	12		$V_0 = 5.5V$	Samuel .		100	μΑ
loff	Output Leakage Current Power OFF	$V_{CC} = 0V$	$V_0 = 6V$	To the same of the	TU9	00100	μΑ
a studeue	4		$V_0 = -0.25V$	money.	JUR	-100	μΑ
Vos-Vos	Difference in Output Offset Voltage	1-9575/3/18				0.4	V
V <sub>T</sub> a TOTAL	Differential Output Voltage			2.0			V
$ V_T  - \overline{V}_T $	Difference in Differential Output Voltage					0.4	V
Icc \Tu	Power Supply Current		Active		50	80	mA
	Top View		TRI-STATE		35	60	mA

## Switching Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHL</sub>	Input to Output			10	15	ns
t <sub>PLH</sub>	Input to Output	Control Non-Investing	Tuq	10	15	ns
t <sub>THL</sub>	Differential Fall Time	augitiO Sugrif	-	10	15	ns
t <sub>TLH</sub>	Differential Rise Time	l H		10	15	ns
t <sub>PHZ</sub>	Enable to Output	$R_L = 200\Omega, C_L = 50  pF$	l x	17	25	ns
t <sub>PLZ</sub>	Enable to Output	$R_L = 200\Omega, C_L = 50 pF$	logic state	15	25	ns
t <sub>PZH</sub>	Enable to Output	R <sub>L</sub> = ∞, C <sub>L</sub> = 50 pF, S1 Open	logic state	11 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	25	ns
t <sub>PZL</sub>	Enable to Output	R <sub>L</sub> = 200Ω, C <sub>L</sub> = 50 pF, S2 Open	STATE (Nich in	15	25	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to +70°C range for the DS3487. All typicals are given for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

Note 3: All currents into device pins are positive, all currents out of device pins as negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

Note 5: Symbols and definitions correspond to EIA RS-422, where applicable.

#### **AC Test Circuits and Switching Time Waveforms** 1/4 DS3487 OUTPUT $C_L = 50 pF$ INCLUDES PROBE OUTPUT AND JIG CAPACITANCE led fied for a tpHL-Input pulse: f = MHz, 50%; $t_{\Gamma} = t_{\tilde{f}} \le 15 \text{ ns.}$ TL/F/5780-3 FIGURE 1. Propagation Delays m 1/2 Voc strobe threshold for CMOS compatibility m 5x typical input impedence with an external capacitor. Each receiver in-5V on Vm 02 m ludes a 1800 terminating resistor, which may be used op-R<sub>L</sub> 200Ω 1/4 DS3487 CONTROL 3V OR OV O-INPUT CONTROL VOH 0.57 1.57 OUTPUT DusHin-Line Package S1 and S2 closed except as noted. TL/F/5780-6 C<sub>L</sub> includes probe and jig capacitance. Input pulse: f = MHz, 50%; $t_f = t_f \le 15 \text{ ns.}$ S1 = open for tpZH TL/F/5780-5 S2 = open for tpzl FIGURE 2. TRI-STATE Enable and Disable Delays 34 INPUT R<sub>L</sub> OUTPUT OV INPUT O O TEM CT2 CURRENT TRANSFORMER 1/4 DS3487 90% 90% O OR EQUIVALENT OUTPUT (DIFFERENTIAL) MS Pooleage Mumbers 174A or N74A INCLUDING PROBE AND JIG CAPACITANCE THL Input pulse: f = MHz, 50%; $t_r = t_f \le 15$ ns. TL/F/5780-7 FIGURE 3. Differential Rise and Fall Times



Test Circuits and Switching Time Waveforms

# DS78C20/DS88C20 Dual CMOS Compatible Differential Line Receiver

## **General Description**


The DS78C20 and DS88C20 are high performance, dual differential, CMOS compatible line receivers for both balanced and unbalanced digital data transmission. The inputs are compatible with EIA and Federal Standards.

Input specifications meet or exceed those of the popular DS7820/DS8820 line receiver, and the pinout is identical.

A response pin is provided for controlling sensitivity to input noise spikes with an external capacitor. Each receiver includes a  $180\Omega$  terminating resistor, which may be used optionally on twisted pair lines. The DS78C20 is specified over a  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  operating temperature range, and the DS88C20 over a  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  range.

#### **Features**

- Meets requirements of EIA Standards RS-232-C RS-422 and RS-423, and Federal Standards 1020 and 1030
- Input voltage range of ±15V (differential or common-mode)
- Separate strobe input for each receiver
- 1/2 Vcc strobe threshold for CMOS compatibility
- 5k typical input impedance
- 50 mV input hysteresis
- 200 mV input threshold
- Operation voltage range = 4.5V to 15V
- DS7830/DS8830 or MM78C30/MM88C30 recommended driver



promos segumes use s		toi ouico	oupply voltage (VCC)	4.0	10	٧
Office/Distributors for	availability and specif	ications.	Temperature (T <sub>A</sub> )			
Supply Voltage	100	18V	DS78C20	-55	+125	°C
Common-Mode Voltage Differential Input Voltage	30	±25V ±25V	DS88C20  Common-Mode Voltage (V <sub>CM</sub> )	0 -15	+70 +15	(S)O.A
Strobe Voltage		18V	purito "1" Output C_ =			
Maximum Power Dissipat Cavity Package Molded Package	unge for the DB78C20 and so	1364 mW 1280 mW	nin/max limits apply across the $-65^{\circ}$ C to $+4$ . for $T_{\rm A} = 25^{\circ}$ C, $V_{\rm OC} = 5V$ and $V_{\rm CM} = 0V$ .			
Storage Temperature Ran	nge sins bruong et t-65°C	to +150°C	shown as positive, out of device pine as nega-			
Lead Temperature (Solde	ering, 4 seconds)	260°C				
*Derate cavity package 9.1 mV above 25°C.	V/°C; derate molded package	e 10.2 mW/°C	navio be sherted. act conditions			

## Electrical Characteristics (Notes 2 and 2)

Symbol	Parameter	Condition	S	Min	Тур	Max	Units
V <sub>TH</sub>	Differential Threshold Voltage	$I_{OUT} = -200 \mu\text{A},$	$-10V \le V_{CM} \le 10V$	/	0.06	0.2	٧
		$V_{OUT} \ge V_{CC} - 1.2V$	$-15V \le V_{CM} \le 15V_{CM}$	/	0.06	0.3	٧
	9	$I_{OUT} = 1.6 \text{ mA}, V_{OUT} \le 0.5 \text{V}$	-10V \le V <sub>CM</sub> \le 10\	/	-0.08	-0.2	٧
		$-15V \le V_{CM} \le 15V$		/	-0.08	-0.3	٧
R <sub>IN</sub>	Input Resistance	$-15V \le V_{CM} \le 15V$	er PT accessor	-0	5		kΩ
R <sub>T</sub>	Line Termination Resistance	T <sub>A</sub> = 25°C	DESCRIPTION OF THE PROPERTY OF	100	180	300	Ω
I <sub>IND</sub>	Data Input Current (Unterminated)	V <sub>CM</sub> = 10V	0000	0	2	3.1	mA
	1g 997 (5.3103)	V <sub>CM</sub> = 0V	TUSTUO		0	-0.5	mA
	(3.310.9)	$V_{CM} = -10V$		-2	-3.1	mA	
V <sub>THB</sub>	/THB Input Balance	$I_{OUT} = 200 \ \mu\text{A}, V_{OUT} \ge V_{CC} - 1.2 \text{V}, R_S = 500 \Omega,$ (Note 5)		falser noticelin	n series ni dive		V <sub>dei</sub> V
		$I_{OUT} = 1.6$ mA, $V_{OUT} \le 0.5$ V, $R_S = 500\Omega$ , (Note 5)	$-7V \le V_{CM} \le 7V$		niq of belocing to pin 2, no1.0 That he		
V <sub>OH</sub>	Logical "1" Output Voltage	$I_{OUT} = -200 \mu\text{A}, V_{DIFF} = 1V$	V <sub>CC</sub> - 1.2	V <sub>CC</sub> - 0.75	IqO & s	V	
VOL	Logical "0" Output Voltage	$I_{OUT} = 1.6 \text{ mA}, V_{DIFF} = -1V$	For turber information on	the DS78C2Q.	0.25	0.5	V
Icc	Power Supply Current	$15V \le V_{CM} \le -15V,$	$V_{CC} = 5.5V$		8	15	mA
		V <sub>DIFF</sub> = -0.5V (Both Receivers)	V <sub>CC</sub> = 15V	9:	15	30	mA
I <sub>IN(1)</sub>	Logical "1" Strobe Input Current	V <sub>STROBE</sub> = 15V, V <sub>DIFF</sub> = 3V	$V_{CC} = 15V$	10	15	100	μΑ
I <sub>IN(0)</sub>	Logical "0" Strobe Input Current	$V_{STROBE} = 0V, V_{DIFF} = -3V$	$V_{CC} = 15V$		-0.5	-100	μΑ
VIH	Logical "1" Strobe Input Voltage	$I_{OUT} = 1.6 \text{ mA}, V_{OL} \le 0.5 \text{V}$	$V_{CC} = 5V$	3.5	2.5		V
		5V 4,61:0	$V_{CC} = 10V$	8.0	5.0		V
	VES VES VO	ev 15kn	$V_{CC} = 15V$	12.5	7.5		V
V <sub>IL</sub> - 8978	Logical "0" Strobe Input Voltage	$I_{OUT} = -200  \mu A$	$V_{CC} = 5V$	8	2.5	1.5	V
		$V_{OH} = V_{CC} - 1.2V$	$V_{CC} = 10V$	1	5.0	2.0	٧
			$V_{CC} = 15V$		7.5	2.5	٧
los	Output Short-Circuit Current	V <sub>OUT</sub> = 0V, V <sub>CC</sub> = 15V, V <sub>STR</sub>	OBE = 0V, (Note 4)	svar-5	-20	-40	.mA

## Switching Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

Symbol a	Parameter A apatro V	Conditions	ote Min	Тур	Max	Units
t <sub>pd0(D)</sub>	Differential Input to "0" Output	$C_L = 50  \text{pF}^{-10}$	ed specificat	60	101 100 udn	ns
t <sub>pd1(D)</sub>	Differential Input to "1" Output	$C_L = 50  pF$		100	150	ns viceus
t <sub>pd0(S)</sub>	Strobe Input to "0" Output	$C_L = 50  pF$		30	70	ns
t <sub>pd1(S)</sub>	Strobe Input to "1" Output	$C_L = 50 pF$		100	150 sgr	flov e <b>ns</b> wa

Absolute Maximum Ratings (Note 1)

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS78C20 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS88C20. All typical values are for  $T_A = 25^{\circ}$ C,  $V_{CC} = 5$ V and  $V_{CM} = 0$ V.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: Refer to EIA-RS-422 for exact conditions.

### **Typical Applications**




Note 1: (Optional internal termination resistor.)

- a) Capacitor in series with internal line termination resistor, terminates the line and saves termination power. Exact value depends on line length.
- b) Pin 1 connected to pin 2; terminates the line.
- c) Pin 2 open; no internal line termination.
- d) Transmission line may be terminated elsewhere or not at all.

Note 2: Optional to control response time.


Note 3: V<sub>CC</sub> 4.5V to 15V for the DS78C20. For further information on line drivers and line receivers, refer to application notes AN-22, AN-83 and AN-108.

#### **RS-232-C Application with Hysteresis** VCC Q R1 0 R1 ±5% Vcc OUTPUT DS78C20/ 5V 4,3 kΩ INPUT 10V $15 k\Omega$ 15V 24 kΩ STRORE TL/F/5798-3




1L/F/5/98-

For signals which require fail-safe or have slow rise and 10 = 300 m2 vice = 500 vill =



30/1806/1011 II \*Includes probe and jig capacitance NE ± 8 has MOI ± to epiter obom-nomingo is 1840

## Switching Time Waveforms



Order Number DSBSC 120N See NS Package Number W16A

For Complete Reliesty 863 Specificant See HETS Data Sheet, Order Number 05/20/1263/853 See HS Package Number J16A



Test Circuit

# DS78C120/DS88C120 Dual CMOS Compatible Differential Line Receiver

## **General Description**

The DS78C120 and DS88C120 are high performance, dual differential, CMOS compatible line receivers for both balanced and unbalanced digital data transmission. The inputs are compatible with EIA, Federal and MIL standards.

Input specifications meet or exceed those of the popular DS7820/DS8820 line receiver.

The line receiver will discriminate a  $\pm 200$  mV input signal over a common-mode range of  $\pm 10$ V and a  $\pm 300$  mV signal over a range of  $\pm 15$ V.

Circuit features include hysteresis and response control for applications where controlled rise and fall times and/or high frequency noise rejection are desirable. Threshold offset control is provided for fail-safe detection, should the input be open or short. Each receiver includes a  $180\Omega$  terminating resistor and the output gate contains a logic strobe for time discrimination. The DS78C120 is specified over a  $-55^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ .


#### **Features**

- Full compatibility with EIA Standards RS232-C, RS422 and RS423, Federal Standards 1020, 1030 and MIL-
- Input voltage range of ±15V (differential or commonmode)

TL/F/5801-1

- Separate strobe input for each receiver
- 1/2 V<sub>CC</sub> strobe threshold for CMOS compatibility
- 5k typical input impedance
- 50 mV input hysteresis
- 200 mV input threshold
- Operation voltage range = 4.5V to 15V
- Separate fail-safe mode

## **Connection Diagram**



**Top View** 

Order Number DS88C120N See NS Package Number N16A

For Complete Military 883 Specifications, see RETS Data Sheet. Order Number DS78C120J/883 See NS Package Number J16A

Units

Supply Voltage			18V	<b>Operating Conditio</b>	ns	Voltage
Input Voltage Strobe Voltage		V <sub>00</sub> = 15V	±25V	Supply Voltage (V <sub>CC</sub> )	Min 4.5	Max 15
Output Sink Current	-5	= 0V, (Note 4)	50 mA	Temperature (T <sub>A</sub> ) V trienuO fi		
Maximum Power Diss Cavity Package	sipation* a		1433 mW	DS78C120 DS88C120	-55 0	+ 125 + 70
Molded Package			1362 mW	Common-Mode Voltage (V <sub>CM</sub> )	-15	+15
*Derate cavity package 9.	6 mW/°C ab	ove 25°C: derate mold	ed package	min/max limits apply across the -55°C to +	pellipeds e	

V, (Note 4)	50 mA	Temperature (T <sub>A</sub> ) V MemuO iii		Output S	
+ 0500		DS78C120	-55	+125	°C
at 25°C	1433 mW	DS88C120	0	+70	°C
	1362 mW	Common-Mode Voltage (V <sub>CM</sub> )	-15	+15	Vation.
bove 25°C; derate n	nolded package	min/max limits apply across the -55°C to +1			

10.9 mW/°C above 25°C.

## Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions	lions.	Min	Тур	Max	Units
V <sub>TH</sub>	Differential Threshold	$I_{OUT} = -200 \mu\text{A},$	$-7V \le V_{CM} \le 7V$	racter	0.06	0.2	V
offe	Voltage	$V_{OUT} \ge V_{CC} - 1.2V$	$-15V \le V_{CM} \le 15V$	anno O	0.06	0.3	V
V <sub>TL</sub>	Differential Threshold	$I_{OUT} = 1.6 \text{ mA}, V_{OUT} \le 0.5 \text{V}$	$-7V \le V_{CM} \le 7V$	ment leitener	-0.08	-0.2	V
GII	Voltage	7400 - 70	$-15V \le V_{CM} \le 15V$	pur insurior	-0.08	-0.3	V
V <sub>TH</sub>	Differential Threshold Voltage Fail-Safe	$I_{OUT} = -200 \mu\text{A}, \ V_{OUT} \ge V_{CC} - 1.2V$	-7V ≤ V <sub>CM</sub> ≤ 7V	be input to	0.47	0.7	q <sup>2</sup> V
V <sub>TL</sub> an	Offset = 5V	$I_{OUT} = 1.6 \text{ mA}, V_{OUT} \le 0.5 \text{V}$	$-7V \le V_{CM} \le 7V$	0.2	0.42	(8)	q <sup>1</sup> V
RIN	Input Resistance	$-15V \le V_{CM} \le 15V$ , $0V \le V_{CC} \le$	15V	4	5		kΩ
RT	Line Termination Resistance	$T_A = 25^{\circ}C$	min a Carminanian	100	180	300	Ω
Ro	Offset Control Resistance	T <sub>A</sub> = 25°C ngiệ nghi edou's bas	Officential		56		kΩ
I <sub>IND</sub>	Data Input Current	$0V \le V_{CC} \le 15V$	$V_{CM} = 10V$		2	3.1	mA
	(Unterminated)	/	$V_{CM} = 0V$		0	-0.5	mA
	704	1000-000	$V_{CM} = -10V$	1983	-2	-3.1	mA
	Input Balance (Note 5)	$I_{OUT} = 200 \mu A, V_{OUT} \ge V_{CC} - 1.2V, R_S = 500 \Omega$	$-7V \le V_{CM} \le 7V$		0.1	0.4	V
	TL/F/5801-3	$I_{OUT} = 1.6$ mA, $V_{OUT} \le 0.5$ V $R_S = 500\Omega$	$-7V \le V_{CM} \le 7V$	re capacitano	-0.1	-0.4	V
V <sub>OH</sub>	Logical "1" Output Voltage	$I_{OUT} = -200 \mu\text{A}, V_{DIFF} = 1V$	/	V <sub>CC</sub> - 1.2	V <sub>CC</sub> - 0.75		٧
V <sub>OL</sub>	Logical "0" Output Voltage	$I_{OUT} = 1.6 \text{ mA}, V_{DIFF} = -1V$	1 1	VB	0.25	0.5	٧
lcc	Power Supply Current	$15V \leq V_{CM} \leq -15V,$	V <sub>CC</sub> = 5.5V	Lancon	8	15	mA
		$V_{DIFF} = -0.5V$ (Both Receivers)	V <sub>CC</sub> = 15V		15	30	mA
I <sub>IN(1)</sub>	Logical "1" Strobe Input Current	V <sub>STROBE</sub> = 15V, V <sub>DIFF</sub> = 3V		1	15 500078	100	μΑ
I <sub>IN(0)</sub>	Logical "0" Strobe Input Current	V <sub>STROBE</sub> = 0V, V <sub>DIFF</sub> = -3V		1	-0.5	-100	μΑ
V <sub>IH</sub>	Logical "1" Strobe Input	$V_{OL} \le 0.5V$ , $I_{OUT} = 1.6 \text{ mA}$	$V_{CC} = 5V$	3.5	2.5		٧
	Voltage 1	100	$V_{CC} = 10V$	8.0	5.0		٧
			$V_{CC} = 15V$	12.5	7.5		V

## Electrical Characteristics (Notes 2 and 3) (Continued) (1964) 30 miles (marrixs) of ulosed A

Symbol	Parameter	Conditions			Min	Тур	Max	Units
VIL	Logical "0" Strobe Input	V <sub>OH</sub> V <sub>CC</sub> - 1.2V,	etions.	$V_{CC} = 5V$	svs to	2.5	1.5	V
	Voltage and Income	$I_{OUT} = -200 \mu\text{A}$		$V_{CC} = 10V$		5.0	2.0	loov?
Mile Max Units	V <sub>CC</sub> = 15V		$V_{CC} = 15V$		7.5	2.5	V	
los	Output Short-Circuit Current	$V_{OUT} = 0V, V_{CC} = 1$	V <sub>OUT</sub> = 0V, V <sub>CC</sub> = 15V, V <sub>STROBE</sub> = 0V, (Note 4)			-20	-40	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS78C120 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS88C120. All typical values for T<sub>A</sub> =  $25^{\circ}$ C, V<sub>CC</sub> = 5V and V<sub>CM</sub> = 0V.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.


Note 5: Refer to EIA-RS422 for exact conditions.


## Switching Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>pd0(D)</sub>	Differential Input to "0" Output	$C_L = 50 \text{ pF}$	CARLOT =	60	100	ns ns
t <sub>pd1(D)</sub>	Differential Input to "1" Output	$C_L = 50  pF$		100	150	ns
t <sub>pd0(S)</sub>	Strobe Input to "0" Output	$C_L = 50 \text{ pF}_{VS}$	i, uus —— Lir neiV ≤ i	30	70	ns ns
tpd1(S)	Strobe Input to "1" Output	C <sub>L</sub> = 50 pF	Amar =	100	150	ns ns


## **AC Test Circuit and Switching Time Waveforms**







Note: Optimum switching response is obtained by minimizing stray capacitance on Response Control pin (no external connection).



#### Balanced Drivers Quad RS-422 Line Driver **DS26LS31** DS7830, DS8830 **Dual TTL** Dual TRI-STATE® TTL DS7831, DS8831 DS7832, DS8832 Dual TRI-STATE TTL DS1691A, DS3691 Quad RS-423/Dual RS-422 TTL DS1692, DS3692 Quad RS-423/Dual TRI-STATE RS-422 TTL DS3587, DS3487 Quad TRI-STATE RS-422

#### **Unbalanced Drivers**

DS1488 Quad RS-232 DS14C88 Quad RS-232 DS75150 Dual RS-232

#### RESPONSE CONTROL AND HYSTERESIS

In unbalanced (RS-232/RS-423) applications it is recommended that the rise time and fall time of the line driver be controlled to reduce cross-talk. Elimination of switching noise is accomplished in the DS78C120/DS88C120 by the 50 mV of hysteresis incorporated in the output gate. This eliminates the oscillations which may appear in a line receiver due to the input signal slowly varying about the threshold level for extended periods of time.

High frequency noise which is superimposed on the input signal which may exceed 50 mV can be reduced in amplitude by filtering the device input. On the DS78C120/DS88C120, a high impedance response control pin in the input amplifier is available to filter the input signal without affecting the termination impedance of the transmission line. Noise pulse width rejection vs the value of the response control capacitor is shown in *Figures 1* and *2*. This combination of filters followed by hysteresis will optimize performance in a worse case noise environment.

#### TRANSMISSION LINE TERMINATION

On a transmission line which is electrically long, it is advisable to terminate the line in its characteristic impedance to prevent signal reflection and its associated noise/crosstalk. A  $180\Omega$  termination resistor is provided in the DS78C120/DS88C120 line receiver. To use the termination resistor, connect pins 2 and 3 together and pins 13 and 14 together. The  $180\Omega$  resistor provides a good compromise between line reflections, power dissipation in the driver, and IR drop in the transmission line. If power dissipation and IR drop are still a concern, a capacitor may be connected in series with the resistor to minimize power loss.

The value of the capacitor is recommended to be the line length (time) divided by 3 times the resistor value. Example: if the transmission line is 1,000 feet long, (approximately 1000 ns) the capacitor value should be 1852 pF. For additional application details, refer to application notes AN-22 and AN-108.






FIGURE 1. Noise Pulse Width vs. 8 TH MISTREST Total and A Response Control Capacitor and Jugar ed T don ein T. album islanding (1985) illustration and on the terminal





### **Application Hints** (Continued)

#### **FAIL-SAFE OPERATION**

Communication systems require elements of a system to detect the presence of signals in the transmission lines, and it is desirable to have the system shut-down in a fail-safe mode if the transmission line is open or shorted. To facilitate the detection of input opens or shorts, the DS78C120/ DS88C120 incorporates an input threshold voltage offset. This feature will force the line receiver to a specific logic state if presence of either fault is a condition.

Given that the receiver input threshold is ±200 mV, an input signal greater than ±200 mV insures the receiver will be in a specific logic state. When the offset control input (pins 1 and 15) is connected to V<sub>CC</sub> = 5V, the input thresholds are offset from 200 mV to 700 mV, referred to the non-inverting input, or -200 mV to -700 mV, referred to the inverting input. Therefore, if the input is open or shorted, the input will be greater than the input threshold and the receiver will remain in a specified logic state.

The input circuit of the receiver consists of a 5k resistor terminated to ground through  $120\Omega$  on both inputs. This network acts as an attenuator, and permits operation with common-mode input voltages greater than ±15V. The offset control input is actually another input to the attenuator, but its resistor value is 56k. The offset control input is connected to the inverting input side of the attenuator, and the input voltage to the amplifier is the sum of the inverting input plus 0.09 times the voltage on the offset control input. When the offset control input is connected to 5V the input amplifier will see VIN(INVERTING) + 0.45V or VIN(INVERTING) + 0.9V when the control input is connected to 10V. The offset control input will not significantly affect the differential

performance of the receiver over its common-mode operating range, and will not change the input impedance balance of the receiver.

It is recommended that the receiver be terminated (500 $\Omega$  or less) to insure it will detect an open circuit in the presence


The offset control can be used to insure fail-safe operation for unbalanced interface (RS-423) or for balanced interface (RS-422) operation.


For unbalanced operation, the receiver would be in an indeterminate logic state if the offset control input was open. Connecting the offset to 5V offsets the receiver threshold 0.45V. The output is forced to a logic zero state if the input is open or shorted.

For balanced operation with inputs shorted or open, receiver C will be in an indeterminate logic state. Receivers A and B will be in a logic zero state allowing the NOR gate to detect the short or open condition. The strobe will disable receivers A and B and may therefore be used to sample the fail-safe detector. Another method of fail-safe detection consists of filtering the output of the NOR gate D so it would not indicate a fault condition when receiver inputs pass through the threshold region, generating an output transient.

In a communications system, only the control signals are required to detect input fault condition. Advantages of a balanced data transmission system over an unbalanced transmission system are: megus al noirty esion yoneupe it rigirl

- 1. High noise immunity to Vm 03 beecks vem doidy langer
- 2. High data ratio 10 Jugal solveb edit gainetti vit sbut







Application Hints (Continued)

## DS78LS120/DS88LS120 Dual Differential Line Receiver (Noise Filtering and Fail-Safe)

## **General Description**

The DS78LS120 and DS88LS120 are high performance, dual differential, TTL compatible line receivers for both balanced and unbalanced digital data transmission. The inputs are compatible with EIA, Federal and MIL standards.

The line receiver will discriminate a ±200 mV input signal over a common-mode range of ±10V and a ±300 mV signal over a range of ±15V.

Circuit features include hysteresis and response control for applications where controlled rise and fall times and/or high frequency noise rejection are desirable. Threshold offset control is provided for fail-safe detection, should the input be open or short. Each receiver includes an optional  $180\Omega$ terminating resistor and the output gate contains a logic strobe for time discrimination. The DS78LS120 is specified over a -55°C to +125°C temperature range and the DS88LS120 from 0°C to +70°C.

Input specifications meet or exceed those of the popular DS7820/DS8820 line receiver.

#### **Features**

- Meets EIA standards RS232-C, RS422 and RS423, Federal Standards 1020, 1030 and MIL-188-114
- Input voltage range of ±15V (differential or common-
- Separate strobe input for each receiver
- 5k typical input impedance
- Optional 180Ω termination resistor
- 50 mV input hysteresis
- 200 mV input threshold
- Separate fail-safe mode

**Connection Diagram Dual-In-Line Package** FAIL-SAFE OFFSET -INPUT NATION +INPUT STROBE TIME OUTPUT 16 Tiuin Table (For Balanced FAIL-SAFE -INPUT TERMI-+INPUT STROBE RESPONSE OUTPUT GND OFFSET NATION TIME TL/F/7499-1 **Top View** Order Number DS88LS120N or DS88LS120M

See NS Package Number M16A or N16A

For Complete Military 883 Specifications, see RETS Data Sheet. Order Number DS78LS120J/883 or DS78LS120W/883 See NS Package Number J16A or W16A

Units

°C

°C

Operating Conditions of paid of well

Supply Voltage (VCC)

Common-Mode Voltage (V<sub>CM</sub>)

Temperature (TA)

DS78LS120

DS88LS120

Min

4.5

-55

0

-15

5.5

+125

+70

+15

### **Absolute Maximum Ratings (Note 1)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage			7V
Input Voltage	20	DIE:	±25V
Strobe Voltage	01		7V
Output Sink Curren	it		50 mA

Storage Temperature Range

Maximum Power Dissipation\* at 25°C Cavity Package

Molded Package

Lead Temperature (Soldering, 4 sec)

1433 mV 1362 mW

-65°C to +150°C

260°C

#### Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions	unio.	Min	Тур	Max	Units
V <sub>TH</sub>	Differential Threshold Voltage	$I_{OUT} = -400 \mu\text{A}, V_{OUT} \ge 2.5 \text{V}$	$-7V \le V_{CM} \le 7V$		0.06	0.2	٧
	TL/F77499-3		-15 ≤ V <sub>CM</sub> ≤15V		0.06	0.3	٧
V <sub>TL</sub>	Differential Threshold Voltage	$I_{OUT} = 4 \text{ mA}, V_{OUT} \le 0.5 \text{V}$	$-7V \le V_{CM} \le 7V$		-0.08	-0.2	٧
		The Apparent	$-15V \le V_{CM} \le 15V$		-0.08	-0.3	٧
V <sub>TH</sub>	Differential Threshold Voltage	$I_{OUT} = -400 \mu\text{A}, V_{OUT} \ge 2.5 \text{V}$	$-7V \le V_{CM} \le 7V$		0.47	0.7	٧
V <sub>TL</sub>	with Fail-Safe Offset = 5V	$I_{OUT} = 4 \text{ mA}, V_{OUT} \le 0.5 \text{V}$	$-7V \le V_{CM} \le 7V$	-0.2	-0.42		٧
RIN	Input Resistance	$-15V \le V_{CM} \le 15V, 0V \le V_{CC} \le$	7V	4	5		kΩ
RT	Line Termination Resistance	T <sub>A</sub> = 25°C	100 m	100	180	300	Ω
Ro	Offset Control Resistance	T <sub>A</sub> = 25°C	3801	42	56	70	kΩ
I <sub>IND</sub>	Data Input Current (Unterminated)	V <sub>CM</sub> = 10V	100		2	3.1	mA
	Marie Colonia de Calendario	V <sub>CM</sub> = 0V	0V ≤ V <sub>CC</sub> ≤ 7V		0	-0.5	mA
	-	$V_{CM} = -10V$			-2	-3.1	mA
V <sub>THB</sub>	Input Balance (Note 5)	$I_{OUT} = -400 \mu A$ , $V_{OUT} \ge 2.5 V$ , $R_S = 500 \Omega$	-7V ≤ V <sub>CM</sub> 7V	10	0.1	0.4	٧
		$I_{OUT} = 4 \text{ mA, } V_{OUT} \le 0.5 \text{V,}$ $R_S = 500 \Omega$	-7V ≤ V <sub>CM</sub> ≤ 7V	2000	-0.1	-0.4	٧
VOH	Logical "1" Output Voltage	$I_{OUT} = -400  \mu A, V_{DIFF} = 1 V, V_{O}$	CC = 4.5Vvd ban stud at e	2.5	3	numitgO :	V
VoL	Logical "0" Output Voltage	$I_{OUT} = 4 \text{ mA}, V_{DIFF} = -1V, V_{CC}$	= 4.5V		0.35	0.5	٧
Icc	Power Supply Current	V <sub>CC</sub> = 5.5V	V <sub>CM</sub> = 15V	heribi	10	16	mA
		$V_{DIFF} = -0.5V$ , (Both Receivers)	$V_{CM} = -15V$	0.0000.00	10	16	mA
I <sub>IN (1)</sub>	Logical "1" Strobe Input Current	V <sub>STROBE</sub> = 5.5V, V <sub>DIFF</sub> = 3V			1	100	μΑ
I <sub>IN</sub> (0)	Logical "0" Strobe Input Current	V <sub>STROBE</sub> = 0V, V <sub>DIFF</sub> = -3V	1066001A16	9160	-290	-400	μΑ
VIH	Logical "1" Strobe Input Voltage	$V_{OL} \le 0.5$ , $I_{OUT} = 4mA$	8 1V0-0 (010)	2.0	1.12		٧
VIL	Logical "0" Strobe Input Voltage	$V_{OH} \ge 2.5V$ , $I_{OUT}$ , = $-400 \mu A$	13141		1.12	0.8	٧
los	Output Short-Circuit Current	V <sub>OUT</sub> = 0V, V <sub>CC</sub> = 5.5V, V <sub>STROB</sub>	E = 0V, (Note 4)	-30	-100	-170	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS78LS120 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C for the DS88LS120. All typical values are for  $T_A = 25^{\circ}$ C,  $V_{CC} = 5V$  and  $V_{CM} = 0V$ .

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: Refer to EIA-RS422 for exact conditions.


<sup>\*</sup>Derate cavity package 9.6 mW/°C above 25°C; derate molded package 10.9 mW/°C above 25°C.

tpd1(S)

#### Switching Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C Symbol Parameter Conditions Тур tpd0(D) Differential Input to "0" Output 38 Differential Input to "1" Output 60 38 tpd1(D) ns Response Pin Open, $C_L=15$ pF, $R_L=2$ k $\Omega$ Strobe Input to "0" Output 16 25 tpd0(S) ns

## **AC Test Circuit and Switching Time Waveforms**

Strobe Input to "1" Output




Note: Optimum switching response is obtained by minimizing stray capacitance on Response Control pin (no external connection).



 $t_r = t_f \le 10 \text{ ns}$ PRR = 1 MHz


**Balanced Data Transmission** 




TL/F/7499-5

ns

ce se ne currente into device pina anown as posieve, o





The DS78LS120/DS88LS120 may be used as a level translator to interface between ±12V MOS, ECL, TTL and CMOS. To configure, bias either input to a voltage equal to 1/2 the voltage of the input signal, and the other input to the driving gate.

#### LINE DRIVERS

Line drivers which will interface with the DS78LS120/ DS88LS120 are listed below.

#### **Balanced Drivers**

**DS26LS31** Quad RS-422 Line Driver **Dual CMOS** DS7830, DS8830 **Dual TTL** DS7831, DS8831 **Dual TRI-STATE TTL** DS7832, DS8832 **Dual TRI-STATE TTL** DS1691A, DS3691 Quad RS-423/Dual RS-422 TTL Quad RS-423/Dual TRI-STATE DS1692, DS3692 RS-422 TTL

DS3487

Quad TRI-STATE RS-422


#### **Unbalanced Drivers**

DS1488 Quad RS-232 DS75150 Dual RS-232


#### RESPONSE CONTROL AND HYSTERESIS

In unbalanced (RS-232/RS-423) applications it is recommended that the rise time and fall time of the line driver be controlled to reduce cross-talk. Elimination of switching noise is accomplished in the DS78LS120/DS88LS120 by the 50 mV of hysteresis incorporated in the output gate. This eliminates the oscillations which may appear in a line receiver due to the input signal slowly varying about the threshold level for extended periods of time.

High frequency noise which is superimposed on the input signal which may exceed 50 mV can be reduced in amplitude by filtering the device input. On the DS78LS120/ DS88LS120, a high impedance response control pin in the input amplifier is available to filter the input signal without




affecting the termination impedance of the transmission line. Noise pulse width rejection vs the value of the response control capacitor is shown in Figures 1 and 2. This combination of filters followed by hysteresis will optimize performance in a worse case noise environment.



TL/F/7499-9

FIGURE 1. Noise Pulse Width vs **Response Control Capacitor** 



## **Application Hints** (Continued)

#### TRANSMISSION LINE TERMINATION

On a transmission line which is electrically long, it is advisable to terminate the line in its characteristic impedance to prevent signal reflection and its associated noise/crosstalk. A  $180\Omega$  termination resistor is provided in the DS78LS120/DS88LS120 line receiver. To use the termination resistor, connect pins 2 and 3 together and pins 13 and 14 together. The  $180\Omega$  resistor provides a good compromise between line reflections, power dissipation in the driver, and IR drop in the transmission line. If power dissipation and IR drop are still a concern, a capacitor may be connected in series with the resistor to minimize power loss.

The value of the capacitor is recommended to be the line length (time) divided by 3 times the resistor value. Example: if the transmission line is 1,000 feet long, (approximately 1000 ns), and the termination resistor value is  $180\Omega$ , the capacitor value should be 1852 pF. For additional application details, refer to application notes AN-22 and AN-108.

#### **FAIL-SAFE OPERATION**

Communication systems require elements of a system to detect the presence of signals in the transmission lines, and it is desirable to have the system shut-down in a fail-safe mode if the transmission line is open or shorted. To facilitate the detection of input opens or shorts, the DS78LS120/DS88LS120 incorporates an input threshold voltage offset. This feature will force the line receiver to a specific logic state if presence of either fault is a condition.

Given that the receiver input threshold is  $\pm 200$  mV, an input signal greater than  $\pm 200$  mV insures the receiver will be in a specific logic state. When the offset control input (pins 1 and 15) is connected to  $V_{CC}=5V$ , the input thresholds


are offset from 200 mV to 700 mV, referred to the non-inverting input, or -200 mV to -700 mV, referred to the inverting input. Therefore, if the input is open or shorted, the input will be greater than the input threshold and the receiver will remain in a specified logic state.


The input circuit of the receiver consists of a 5k resistor terminated to ground through  $120\Omega$  on both inputs. This network acts as an attenuator, and permits operation with common-mode input voltages greater than  $\pm 15 \mathrm{V}$ . The offset control input is actually another input to the attenuator, but its resistor value is 56k. The offset control input is connected to the inverting input side of the attenuator, and the input voltage to the amplifier is the sum of the inverting input plus 0.09 times the voltage on the offset control input. When the offset control input is connected to 5V the input amplifier will see  $V_{\text{IN}(\text{INVERTING})} + 0.45 \mathrm{V}$  or  $V_{\text{IN}(\text{INVERTING})} + 0.9 \mathrm{V}$  when the control input is connected to 10V. The offset control input will not significantly affect the differential performance of the receiver over its common-mode operating range, and will not change the input impedance balance of the receiver.

It is recommended that the receiver be terminated ( $500\Omega$  or less) to insure it will detect an open circuit in the presence of noise.

The offset control can be used to insure fail-safe operation for unbalanced interface (RS-423) or for balanced interface (RS-422) operation.

For unbalanced operation, the receiver would be in an indeterminate logic state if the offset control input was open. Connecting the fail-safe offset pin to 5V, offsets the receiver threshold to 0.45V. The output is forced to a logic zero state if the input is open or shorted.






For balanced operation with inputs open or shorted, receiver C will be in an indeterminate logic state. Receivers A and B will be in a logic zero state allowing the NOR gate to detect the open or short condition. The strobe will disable receivers A and B and may therefore be used to sample the fail-safe detector. Another method of fail-safe detection consists of filtering the output of NOR gate D so it would not indicate a fault condition when receiver inputs pass through the threshold region, generating an output transient.

In a communications system, only the control signals are required to detect input fault conditions. Advantages of a balanced data transmission system over an unbalanced transmission system are:

- 1. High noise immunity
- 2. High data ratio
- 3. Long line lengths

Truth Table (For Balanced Fail-Safe)

Input	Strobe	A-Out	B-Out	C-Out	D-Out
0	51	0	1	0	0
1 ,	1	1	0	1	0
X	2 II	0	0	X	1
0	0	1	1	0	0
1	0	1,0 1,	of the Land	0	0
X	0	1177	41414	0	0





## DS8921/DS8921A/DS8921AT **Differential Line Driver and Receiver Pair**

## **General Description**

The DS8921, DS8921A are Differential Line Driver and Receiver pairs designed specifically for applications meeting the ST506, ST412 and ESDI Disk Drive Standards. In addition, these devices meet the requirements of the EIA Standard RS-422.

The DS8921, DS8921A receivers offer an input sensitivity of 200 mV over a ±7V common mode operating range. Hysteresis is incorporated (typically 70 mV) to improve noise margin for slowly changing input waveforms.

The DS8921, DS8921A drivers are designed to provide unipolar differential drive to twisted pair or parallel wire transmission lines. Complementary outputs are logically ANDed and provide an output skew of 0.5 ns (typ.) with propagation delays of 12 ns.

The DS8921, DS8921A are designed to be compatible with TTL and CMOS.

#### **Features**

- 12 ns typical propagation delay
- Output skew 0.5 ns typical
- Meet the requirements of EIA Standard RS-422
- Complementary Driver Outputs
- High differential or common-mode input voltage ranges of ±7V

Absolute Maximum Ratings (Note 1)

Receiver Output Sink Current

if Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

- ±0.2V receiver sensitivity over the input voltage range
- Receiver input hysteresis-70 mV typical

 $-7V \le V_{CM} \le +7V$ 

■ DS8921AT industrial temperature operation (-40°C to +85°C)

**Connection Diagram** VCC -RO DI 3 DO4 GND . DO-XTL/F/8512-1 Order Number DS8921M, DS8921N, DS8921AM, DS8921AN, **DS8921ATM, DS8921ATN or DS8921ATJ** See NS Package Number J08A, M08A or N08E

## **Truth Table**

Receive	Va. DriveroV ,V0				
Input	V <sub>OUT</sub>	Input	V <sub>OUT</sub>	V <sub>OUT</sub>	
$V_{ID} \ge V_{TH} (MAX)$	S 1	1	1	0	
$V_{ID} \leq V_{TH}$ (MIN)	0	0	0	1	
Open 06	1	V	= TUOV	= MAX,	

N Package

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V.
Driver Input Voltage	-0.5V  to  +7V
Output Voltage	5.5V
Receiver Output Sink Current	50 mA
Receiver Input Voltage	±10V
Differential Input Voltage	±12V
Maximum Package Power Dissipation	on @ +25°C
J Package	1220 mW
M Package	/30 mvv
conservation of the second	DOMESTIC TO THE PROPERTY OF THE PARTY OF THE

Derate J Package	9.8 mW/°C above +25°C
Derate M Package	9.3 mW/°C above +25°C
Derate N Package	5.8 mW/°C above +25°C
Storage Temperature Range	-65°C to +165°C
Lead Temperature (Soldering,	4 sec.) + 260°C
Maximum Junction Temperatu	re +150°C

# Recommended Operating Conditions

	Min	Max	Units
Supply Voltage	4.5	5.5	V
Tomporoturo (T.)	gned specifica 2 and ESD) Di		
	os moos me re		
DS8921AT	-40	+85	°C

## DS8921/DS8921A Electrical Characteristics (Notes 2, 3 and 4)

Symbol	Conditions			B21, CXBM21A de	
ECEIVER		enerd entw letters baction attacks		erential drive to ti	Mib relog
$V_{TH}$	$-7V \le V_{CM} \le +7V$	-200 diw	(agg) ±350 ov	- + 200 s ebi	rong ormV
V <sub>HYST</sub>	$-7V \le V_{CM} \le +7V$	15	70	1 12 na.	mV
R <sub>IN</sub>	$V_{IN} = -7V, +7V$ (Other Input = GND)	4.0	6.0	OMOS.	kΩ
I <sub>IN</sub>	V <sub>IN</sub> = 10V		mere	3.25	mA
'IN	$V_{IN} = -10V$			-3.25	mA
V <sub>OH</sub>	$I_{OH} = -400  \mu A$	2.5			V
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	S		0.5	V
I <sub>SC</sub>	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0V	-15		-100	mA
RIVER					
V <sub>IH</sub>	+00 magazina	2.0			V
V <sub>IL</sub>		James de la constante de la co		0.8	V
I <sub>IL</sub>	$V_{CC} = MAX, V_{IN} = 0.4V$	N - dia	-40	-200	μΑ
I <sub>IH</sub>	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7V	a consequence of		20	μΑ
II	$V_{CC} = MAX, V_{IN} = 7.0V$	en desemble par la	MHM YEDRO	100	μΑ
V <sub>CL</sub>	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		ses	-1.5	V
V <sub>OH</sub>	$V_{CC} = MIN, I_{OH} = -20 \text{ mA}$	2.5			V
V <sub>OL</sub>	$V_{CC} = MIN, I_{OL} = +20 \text{ mA}$			0.5	13umV
I <sub>OFF</sub>	V <sub>CC</sub> = 0V, V <sub>OUT</sub> = 5.5V	Receiver		100	μΑ
$ V_T  -  \overline{VT} $	Input Vour Vour	woV 2u	(es)	0.4	V
V <sub>T</sub>	0 1 1	2.0(AM) H	-V ≤ <sub>CB</sub> V		V
Vos - Vos	1 0 0	0 (MIM) H	V ≥ giV	0.4	V
Isc	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0V	-30	negO	-150	mA
RIVER and RECEIVE	iR .				
Icc	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = Logic 0			35	mA

#### Receiver Switching Characteristics (Figures 1 and 2) MINDEW 2 bas alluming 1897 OA Max Symbol Conditions Min Тур Units 8921 8921A 8921AT $C_L = 30 pF$ TpLH 22.5 20 20 14 ns (Figures 1, 2) $C_L = 30 pF$ TpHL 20 14 22.5 20 ns (Figures 1, 2) TpLH-TpHL $C_1 = 30 pF$ 0.5 5 3.5 ns (Figures 1, 2)

## Driver Switching Characteristics (Figures 3 and 4)

#### SINGLE ENDED CHARACTERISTICS

Symbol	Conditions	Min	Тур	Max			Units
Oymbor .	Conditions	200	,,,,	8921	8921A	8921AT	Office
T <sub>pLH</sub>	C <sub>L</sub> = 30 pF (Figures 3, 4)	mysemson (f)	10	15	15 km =	15 1094	ns
T <sub>pHL</sub>	C <sub>L</sub> = 30 pF (Figures 3, 4)	00 50	10	15 a_stastavavavavavavavavavavavavavavavavava	15 05 15 - 50 - 1	) .smid 015- 19 .370 i	ns
T <sub>TLH</sub>	C <sub>L</sub> = 30 pF (Figures 7, 8)		5	8	8	9.5	ns
T <sub>THL</sub>	C <sub>L</sub> = 30 pF (Figures 7, 8)	THEM	5	8	8	9,5	ns
Skew	CL = 30 pF (Figures 3, 4)	t di <sup>†</sup>	1	5	3.5	3.5	ns

## Driver Switching Characteristics (Figures 3 and 5)

**DIFFERENTIAL CHARACTERISTICS (Note 6)** 

Symbol Conditions		Min Typ	Тур	Max			Units
· · · · · · · · · · · · · · · · · · ·	According to the second		1,46	8921	8921A	8921AT	Office
T <sub>pLH</sub>	C <sub>L</sub> = 30 pF (Figures 3, 5, 6)	IKI) Internets	10	15	15	15	ns
T <sub>pHL</sub>	C <sub>L</sub> = 30 pF (Figures 3, 5, 6)	ÖÜ.	10	15	15 H.T.	15	ns
T <sub>pLH</sub> -T <sub>pHL</sub>	C <sub>L</sub> = 30 pF (Figures 3, 5, 6)		0.5	6	2.75	2.75	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The Table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All currents into device pins are shown as positive values; all currents out of the device are shown as negative; all voltages are referenced to ground unless otherwise specified. All values shown as max or min are classified on absolute value basis.

Note 3: All typical values are  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 4: Only one output at a time should be shorted.

Note 5: Difference between complementary outputs at the 50% point.


Note 6: Differential Delays are defined as calculated results from single ended rise and fall time measurements. This approach in establishing AC performance specifications has been taken due to limitations of available Automatic Test Equipment (ATE).


The calculated ATE results assume a linear transition between measurement points and are a result of the following equations:

$$T_{cr} = \frac{(T_{fb} \times T_{rb}) - (T_{ra} \times T_{fa})}{T_{rb} - T_{ra} - T_{fa} + T_{fb}}$$

Where: T<sub>Cr</sub> = Crossing Point

Tra, Trb, Tfa and Tfb are time measurements with respect to the input. See Figure 6.





STEER and STATE Application

# DS89C21 Differential CMOS Line Driver and Receiver Pair

## **General Description**

The DS89C21 is a differential CMOS line driver and receiver pair, designed to meet the requirements of TIA/EIA-422-A (RS-422) electrical characteristics interface standard. The DS89C21 provides one driver and one receiver in a minimum footprint. The device is offered in an 8-pin SOIC package.

The CMOS design minimizes the supply current to 6 mA, making the device ideal for use in battery powered or power conscious applications.

The driver features a fast transition time specified at 2.2 ns, and a maximum differential skew of 2 ns making the driver ideal for use in high speed applications operating above 10 MHz.

The receiver can detect signals as low as 200 mV, and also incorporates hysteresis for noise rejection. Skew is specified at 4 ns maximum.

The DS89C21 is compatible with TTL and CMOS levels (DI and RO).

### **Features**

 Meets TIA/EIA-422-A (RS-422) and CCITT V.11 recommendation

Taylor 1

- LOW POWER design—15 mW typical
- Guaranteed AC parameters:
  - Maximum driver skew 2.0 ns
  - Maximum receiver skew 4.0 ns
- Extended temperature range
- −40°C to +85°C■ Available in SOIC packaging
- O SAL
- Operates over 20 Mbps
- Receiver OPEN input failsafe feature

## **Connnection Diagram**

## V<sub>CC</sub> (1) (8) RI RO (2) (7) RI\* DI (3) (6) DO GND (4) (5) PO\*

### **Truth Tables**

#### Driver

Input	Out	tputs
DI ES	DO	DO*
Н	H.	L
LI JURZ READ I	L	Н

#### Receiver

TL/F/11753-1
Order Number DS89C21TM or DS89C21TN
See NS Package Number M08A or N08E

Inputs	Output
RI-RI*	RO
$V_{DIFF} \ge +200 \text{ mV}$	Н
V <sub>DIFF</sub> ≤ −200 mV	L
OPEN†	- Н

#### †Non-terminated

Absolute Maximum Ratings (Note 1) Maximum Junction Temperature If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Maximum Package Power Dissipation @ +25°C Office/Distributors for availability and specifications. 714 mW M Package 275 mW N Package Supply Voltage (V<sub>CC</sub>) Driver Input Voltage (DI) -1.5V to  $V_{CC} + 1.5V$ Derate M Package 5.7 mW/°C above + 25°C Driver Output Voltage (DO, DO\*) -0.5V to +7VDerate N Package 10.2 mW/°C above +25°C Receiver Input Voltage-V<sub>CM</sub> (RI, RI\*) ±14V **Recommended Operating** Differential Receiver Input ±14V Conditions Voltage-VDIFF (RI, RI\*) Receiver Output Voltage (RO) -0.5V to V<sub>CC</sub> +0.5V Min Max Units Supply Voltage (VCC) 4.50 5.50 V Receiver Output Current (RO) ±25 mA °C Operating Temperature (TA) -40+85 Storage Temperature Range (TSTG) -65°C to +150°C Input Rise or Fall Time (DI) 500 ns Lead Temperature (T<sub>L</sub>) +260°C (Soldering 4 sec.)

#### **Electrical Characteristics**

Over recommended supply voltage and operating temperature ranges, unless otherwise specified. (Notes 2, 3)

Symbol	Parameter	V Cond	itions and + = joi	Pin	Min	Тур	Max	Units
DRIVER C	HARACTERISTICS		Vo = TuoV	inom	O tiuotik	aut Short C	puO	css
V <sub>IH</sub>	Input Voltage HIGH		90	тапат	2.0	O REVIEW	Vcc	V
VIL	Input Voltage LOW	DI = VGC or GND	No Load	DI	GND	oly Curren	0.8	Vol
կլդ, կլ	Input Current	VIN = VCC, GND,	2.0V, 0.8V			0.05	±10	μΑ
V <sub>CL</sub>	Input Clamp Voltage	$I_{IN} = -18 \text{ mA}$					-1.5	٧
V <sub>OD1</sub>	Unloaded Output Voltage	No Load		ober	Sore	4.2	6.0	٧
V <sub>OD2</sub>	Differential Output Voltage	$R_L = 100\Omega$	Paul Ospino Innistot	O OND SE	2.0	3.0	T	V
$\Delta V_{OD2}$	Change in Magnitude of V <sub>OD2</sub> for Complementary Output States	de remaissance de	8:	TERRE	HARAC	5.0	400	mV
V <sub>OD3</sub>	Differential Output Voltage	$R_L = 150\Omega$	IGH RE = 100	H of WO.	2.1	3.1	9	GHLV
V <sub>OD4</sub>	Differential Output Voltage	$R_L = 3.9  k\Omega$	fine - 10 MO	DO,	Dolay	4.0	6.0	UV
Voc	Common Mode Voltage	$R_L = 100\Omega$		DO*	JH91-0	2.0	3.0	OV.
ΔV <sub>OC</sub>	Change in Magnitude of V <sub>OC</sub> for Complementary Output States	(Figures 2)	t v	OJ of H	OJ omi DH emi	2.0	400	mV
losp	Output Short Circuit Current	V <sub>OUT</sub> = 0V			-30	-115	-150	/ mA
IOFF	Output Leakage Current	V <sub>CC</sub> = 0V	V <sub>OUT</sub> = +6V	H of WO.	Delay	0.03	+100	μΑ
en	6 17.5 30	Vas	$V_{OUT} = -0.25V$	of HOIH	Celay	-0.08	-100	μΑ
ยก	0.5 4.0		NO.		Lugar-	kew, taru	8	İSK

Electrical Characteristics

Over recommended supply voltage and operating temperature ranges, unless otherwise specified. (Notes 2, 3) (Continued)

Symbol	Parameter Parameter	eccined Conditions			Min	Тур	Max	Units
RECEIVER	CHARACTERISTICS	N Package	7.7			V <sub>CC</sub> )	Voltage (	Supply
V <sub>TL</sub> , V <sub>TH</sub>	Differential Thresholds	$V_{IN} = +7V, 0V, -7$	10 V <sub>GC</sub> + 1.5V V	-1.5V	-200	±25	+ 200	mV
VHYS	Hysteresis	$V_{CM} = 0V$	V5 + 01 V8.0 -		20	50	Output Vo	mV
R <sub>IN</sub>	Input Impedance	V <sub>IN</sub> = -7V, +7V, Other = 0V		1	5.0	9.5	ntial Repu	kΩ
I <sub>IN</sub>	Input Current	Other Input = 0V,	$V_{IN} = +10V$	RI,		+1.0	ig¥1.5⊚	mA
Units	Min Max	VCC - 5.5V and   VIN - + 5.0V		RI*	0 (0)	+0.22	Supput Output	mA
	(CC) 4.50 5.50 reture (T <sub>A</sub> ) -40 +85	Acc = 0A	$V_{IN} = +0.5V$		(Omn) or	-0.04	e Temper	mA
	Input Pise or Fall I	V <sub>IN</sub> = -3V		0	-0.41	distagna i	<sub>b</sub> mA	
		$V_{IN} = -10V$			-1.25°	-2.5	mA	
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -6 \text{ mA}$	$V_{DIFF} = +1V$	tics	3.8	4.9	inohit	V
	se apecified. (Notes 2, 3)	nges, unless otherwi	V <sub>DIFF</sub> = OPEN	ego brus RO	3.8	4.9	ecommar	1 18 <b>V</b> )
VOL	Output LOW Voltage	$I_{OL} = +6 \text{ mA}, V_{DIF}$	F= -1V	HO	neter	0.08	0.3	odivis
Iosr	Output Short Circuit Current	V <sub>OUT</sub> = 0V			-25	-85	04-150°	mA
DRIVER AN	ID RECEIVER CHARACTERIST	rics			HE	ottage HK	/ tugni	ЫV
Icc	Supply Current (MD)	No Load	DI = V <sub>CC</sub> or GND	Vcc	W	0.1 3,0 He	1006	mA
Au (	f ±   80.0	V8.0 ,V0.	DI = 2.4V or 0.5V	VCC		3.81100	1012	mA
v 1 a	II-		AmiRt - = ud		Serio	day omat	Tologood I	100

Switching Characteristics
Over recommended supply voltage and operating temperature ranges, unless otherwise specified. (Note 3)

Symbol	Parameter	Conditions			Min	Тур	Max	Units
DIFFERENTI	AL DRIVER CHARACTERISTICS					uenngswit ementary		SGOAN
t <sub>PLHD</sub>	Propagation Delay LOW to HIGH	$R_L = 100\Omega$	(Figures 2,	3)	e <sup>2</sup> esfe	4.9	10	ns
t <sub>PHLD</sub>	Propagation Delay HIGH to LOW	tion Delay HIGH to LOW C <sub>L</sub> = 50 pF			2 Salio	4.5	10	ns
t <sub>SKD</sub>	Skew,  tpLHD-tpHLD		0.0007 = 18		808	0,4	2.0	ns
tTLH	Transition Time LOW to HIGH		(Figures 2,	4)	noV to e	2.2	i epigado	ns
t <sub>THL</sub>	Transition Time HIGH to LOW		ent		em <b>1:2</b> ary Output Stat		qmo <b>9</b> not	ns
RECEIVER C	HARACTERISTICS		Vour = 0V		Ourrent	nort Circuit	Output Si	osol
tpLH 001	Propagation Delay LOW to HIGH	$C_L = 50 pF$	(Figures 5,	6)	6 ner	18 Cut	113010	ns
tPHL 001	Propagation Delay HIGH to LOW	V <sub>DIFF</sub> = 2.5V	V		6	17.5	30	ns
t <sub>SK</sub> Skew,  t <sub>PLH</sub> -t <sub>PHL</sub>		$V_{CM} = 0V$				0.5	4.0	ns
t <sub>r</sub>	Rise Time	(Figure 7)				2.5	9	ns
t <sub>f</sub>	Fall Time					2.1	9	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.

Note 3: All typicals are given for  $V_{CC} = 5.0 V$  and  $T_A = 25 ^{\circ} C$ .

Note 4: f = 1 MHz,  $t_r$  and  $t_f \le$  6 ns.

Note 5: ESD Rating: HBM (1.5 k $\Omega$ , 100 pF) all pins  $\geq$  2000V. EIAJ (0 $\Omega$ , 200 pF)  $\geq$  250V

## Parameter Measurement Information of the more than the manual of the man




FIGURE 1. V<sub>OD</sub> and V<sub>OC</sub> Test Circuit






FIGURE 2. Driver Propagation Delay Test Circuit

TL/F/11753-3






FIGURE 3. Driver Differential Propagation Delay Timing



**FIGURE 4. Driver Differential Transition Timing** 

TL/F/11753-5

TL/F/11753-4





# DS8922/DS8922A/DS8923/DS8923A TRI-STATE® RS-422 Dual Differential Line Driver and Receiver Pairs

## **General Description**

The DS8922/22A and DS8923/23A are Dual Differential Line Driver and Receiver pairs. These devices are designed specifically for applications meeting the ST506, ST412 and ESDI Disk Drive Standards. In addition, the devices meet the requirements of the EIA Standard RS-422.

annifibno:

These devices offer an input sensitivity of 200 mV over a  $\pm$  7V common mode operating range. Hysteresis is incorporated (typically 70 mV) to improve noise margin for slowly changing input waveforms. An input fail-safe circuit is provided such that if the receiver inputs are open the output assumes the logical one state.

The DS8922A and DS8923A drivers are designed to provide unipolar differential drive to twisted pair or parallel wire transmission lines. Complementary outputs are logically ANDed and provide an output skew of 0.5 ns (typ.) with propagation delays of 12 ns.

Both devices feature TRI-STATE outputs. The DS8922/22A have independent control functions common to a driver and receiver pair. The DS8923/23A have separate driver and receiver control functions.


Power up/down circuitry is featured which will TRI-STATE the outputs and prevent erroneous glitches on the transmission lines during system power up or power down operation. The DS8922/22A and DS8923/23A are designed to be compatible with TTL and CMOS.

Absolute Maximum Ratings (Note 1) if Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for systebility and specifications.


#### **Features**

- 12 ns typical propagation delay
- Output skew—±0.5 ns typical
- Meets the requirements of EIA Standard RS-422
- Complementary Driver Outputs
- High differential or common-mode input voltage ranges of ±7V
- ±0.2V receiver sensitivity over the input voltage range
- Receiver input fail-safe circuitry
- Receiver input hysteresis—70 mV typical
- Glitch free power up/down
- TRI-STATE outputs

## **Connection Diagrams**



Order Number DS8922M, DS8922N, DS8922AM or DS8922AN See NS Package Number M16A or N16A



Order Number DS8923M, DS8923N, DS8923AM or DS8923AN See NS Package Number M16A or N16A

#### **Truth Tables**

DS8922/22A

EN1	EN2	RO1	RO2	D01	DO2
0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE
1	000	HI-Z	ACTIVE	HI-Z	ACTIVE
0	1.1-	ACTIVE	HI-Z	ACTIVE	HI-Z
1	1	HI-Z	HI-Z	HI-Z	HI-Z

#### DS8923/23A

DEN	REN	RO1	RO2	DO1	DO2
0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE
1	070.	ACTIVE	ACTIVE	HI-Z	HI-Z
0	A4181	HI-Z	HI-Z	ACTIVE	ACTIVE
1	1	HI-Z	HI-Z	HI-Z	HI-Z

TL/F/8511-1

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Drive Input Voltage	-0.5V to +7V
Output Voltage	5.5V
Receiver Output Sink Current	50 mA
Receiver Input Voltage	±10V
Differential Input Voltage	+12V

Maximum Package Power Dissapation @ +25°C

M Package N Package

1300 mW 1450 mW

Derate M Package 10.4 mW/°C above +25°C

Derate N Package 11.6 mW/°C above +25°C Storage Temperature Range -65°C to +165°C

Lead Temp. (Soldering, 4 seconds)

## **Recommended Operating** Conditions Houghouse Israns

	Min	Max	Units
Supply Voltage	4.5	5.5	V
Temperature (T <sub>A</sub> )	0	70	°C

## DS8922/22A and DS8923/23A Electrical Characteristics (Notes 2, 3, and 4)

Symbol	Cond	Min	Тур	Max	Units		
RECEIVER	at propagation delay	M 12 na typio	guil is pro-	nio otsa-list n	orms. An inpu	review sugni gra	chang
V <sub>TH</sub> SSA-2R by	$-7V \le V_{CM} \le +7V$	ent steet the	tragno estr	-200	±35	+200	mV
V <sub>HYST</sub>	$-7V \le V_{CM} \le +7V$	B.Compleme	-pro of ber	15	70	Bas Assess	mV
RIN	$V_{IN} = -7V$ , $+7V$ (Other	er Input = GND)	arallel wire	4.0	6.0	nipolar different	ουνκΩ
gut voltage range	V <sub>IN</sub> = 10V	₩ ±0.2V rect	ritier (.crys)	en al 0 to we	an output ske	3.25	mA
IN	$V_{IN} = -10V$	TEMPORIVOR IN			12 ns.	-3.25	mA.
V <sub>OH</sub>	V <sub>CC</sub> = MIN, I <sub>OH</sub> = - 4	400 μΑ	has tasked	2.5	un State of t encilorations	jevices vestura nalapendinal car	nioEl V
V <sub>OL</sub>	V <sub>CC</sub> = MAX, I <sub>OL</sub> = 8 m	ATRIPIT M	driver and	ive separata	er AES\ES866	arff0.5eq re	risco: V
Isc	$V_{CC} = MAX, V_{OUT} = 0$	V		-15	.200	-100	mA
DRIVER							
V <sub>OH</sub>	$V_{CC} = MIN, I_{OH} = -2$	0 mA		2.5	MINETESIA	nection .	V
V <sub>OL</sub>	$V_{CC} = MIN, I_{OL} = +2$	0 mA		on la	nHeuG ASSE	0.5	V
loff	$V_{CC} = 0V, V_{OUT} = 5.5$	SV .		Alle gradual	The state of the s	100	μΑ
VT -  <del>VT</del>   -	the the			-181 -17	11	0.4	V
VT ##550	in the same			2.0	- 1-1	1 30V	V
Vos-Vos	LSTEL				RH	0.4	V
Isc	$V_{CC} = MAX, V_{OUT} = 0$	V		-30		-150	mA
DRIVER and RE	CEIVER			- 100	MIN	7-00	
loz	- 3 F-00	V <sub>OUT</sub> = 2.5	SV	\$5(8) H	-74	50	μΑ
TRI-STATE Leakage	$V_{CC} = MAX$	V <sub>OUT</sub> = 0.4	V			-50	μΑ
Icc -	V <sub>CC</sub> = MAX	ACTIVE	r_0+800.00.2	Long		76	mA
Meseas	det Number Osssand, D	TRI-STATE		W Desectiv	nbor Dosesta	78	mA
DRIVER and EN	ABLE INPUTS		Al	MESAN MISA OF NIM	rzekia or pay coe Number	roeu. And thines	
VIH	DIN DENNI OFFICE OF SOC		2.0			V	
V <sub>IL</sub>	Acc\20088G			negeroran	0.8	V	
I <sub>ILOG</sub> 1 roc	$V_{CC} = MAX, V_{IN} = 0.4$	Visi Tring	Rod	Troo I	-40	-200	μΑ
INTO EVITO	$V_{CC} = MAX, V_{IN} = 2.7$	V <sub>0</sub> 0	BVSTOA	ACTIVE	VE ACTIVE	70A 20	η μΑ
F-19 Z-19	$V_{CC} = MAX, V_{IN} = 7.0$	V	BYTTOA	244	Z ACTIVE	100	μА
V <sub>CL</sub>	$V_{CC} = MIN, I_{IN} = -18$	mA 0	246	ACTIVE	SHH BY	TOA -1.5	0 V

T <sub>pLH</sub>	CL = 30 pF		12	22.5	20	ns
T <sub>pHL</sub>	CL = 30 pF	42	12	22.5	20	ns
T <sub>pLH</sub> -T <sub>pHL</sub>	CL = 30 pF	N. V.	0.5	5	3.5	ns
Skew (Channel to Channel)	CL = 30 pF	1 40-04	0.5	3.0	2.0	ns
T <sub>pLZ</sub>	CL = 15 pF S2 Open	fight with	15			ns
T <sub>pHZ</sub>	CL = 15 pF S1 Open		15			ns
T <sub>pZL</sub>	CL = 30 pF S2 Open	antaun	20	material barre	and interest of the same	ns
$T_{pZH}$	CL = 30 pF S1 Open	2 FR 1 FR 11 FR	20	STATE OF THE SEC.	Control to the state	ns

## **Driver Switching Characteristics**

Parameter	Conditions	Min	Тур		Max	Units
rarameter <sub>VO</sub>	Conditions	1	1,75	8922/23	8922A/23A	Omic
SINGLE ENDED CHARACTER	RISTICS (Figures 4, 5, 6 and	8)		0.00		
T <sub>pLH</sub>	CL = 30 pF	(ON) -3	12	15	15	ns
T <sub>pHL</sub> HO WE VE I VE	CL = 30 pF	Series.	12	e 310×15	15 atom)	ns
T <sub>TLH</sub>	CL = 30 pF	800	5	10	10	ns
T <sub>THL</sub>	CL = 30 pF	/ 82	5	10	10	ns
T <sub>pLH</sub> -T <sub>pHL</sub>	CL = 30 pF	P	0.5			ns
Skew	CL = 30 pF (Note 5)	BANGARA BANGARA BANG	0.5	5	3.5	ns
Skew (Channel to Channel)			0.5	3.0	2.0	ns
T <sub>pLZ</sub>	CL = 30 pF	SISTORN'S	15			ns
T <sub>pHZ</sub>	CL = 30 pF		15			ns
T <sub>pZL</sub>	CL = 30 pF		20	ER Philosophy Ca		ns
T <sub>pZH</sub>	CL = 30 pF	And the same	20	-0		ns
DIFFERENTIAL SWITCHING	CHARACTERISTICS (Note	6, Figures 4	and 7)	C 1C-7		
T <sub>pLH</sub>	CL = 30 pF	7	12	15	15	ns
T <sub>pHL</sub>	CL = 30 pF	Total Vicin	12	1590TA939	15	ns
T <sub>pLH</sub> -T <sub>pHL</sub>	CL = 30 pF	STOK). L	0.5	6.0	2.75	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The Table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All currents into device pins are shown as positive values; all currents out of the device are shown as negative; all voltages are referenced to ground unless otherwise specified. All values shown as max or min are classified on absolute value basis.

Note 3: All typical values are  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 4: Only one output at a time should be shorted.

Note 5: Difference between complementary outputs at the 50% point.

Note 6: Differential Delays are defined as calculated results from single ended rise and fall time measurements. This approach in establishing AC performance specifications has been taken due to limitations of available Automatic Test Equipment (ATE).

The calculated ATE results assume a linear transition between measurement points and are a result of the following equations:

Tcp = 
$$\frac{(\text{Tfb} \times \text{Trb}) - (\text{Tra} \times \text{Tfa})}{\text{Trb} - \text{Tra} - \text{Tfa} + \text{Tfb}}$$

Where: Tcp = Crossing Point

Tra, Trb, Tfa and Tfb are time measurements with respect to the input.






FIGURE 2


				tean due la limitations of available Automatiq Test Equipment (ATE).	
		3		REN 107 9 1.3V 01 MT 1.3V 0V MT 1.3V	
	S1	S2	S3	ТрДН ТрНД	
T <sub>PLZ</sub>	Closed	Open	+2.5V	V =0.1V	
T <sub>PHZ</sub>	Open	Closed	-2.5V	OUT 1.3V V <sub>OH</sub> -0.1V	
T <sub>PZL</sub>	Closed	Open	+2.5V	1.5V	
T <sub>PZH</sub>	Open	Closed	-2.5V	15V	
				OUT 1.3V 1.5V V <sub>OL</sub> +0.1V	
				TpZL TpLZ	TL/F/8511-6
				FIGURE 3	12/1/0511-0








# Typical Performance Characteristics (DS8923A) Manifestive bas fluorio test OA




















TL/F/8511-20




TL/F/8511-22




TL/F/8511-24



TL/F/8511-21





TL/F/8511-23





TL/F/8511-25


## 
















## Typical Performance Characteristics (DS8923A) (Continued)








Typical Applications


TL/F/8511-32

TL/F/8511-33









# DS8925 LocalTalk™ Dual Driver/Triple Receiver

## **General Description**

The DS8925 is a dual driver/triple receiver device optimized to provide a single chip solution for a LocalTalk Interface. The device provides one differential TIA/EIA-422 driver, one TIA/EIA-423 single ended driver, one TIA/EIA-422 receiver and two TIA/EIA-423 receivers, all in a surface mount 16 pin package. This device is electrically similar to the 26LS30 and 26LS32 devices.

The drivers feature  $\pm 10V$  common mode range, and the differential driver provides TRI-STATEable outputs. The receivers offer  $\pm 200$  mV thresholds over the  $\pm 10V$  common mode range.

## **Features**

- Single chip solution for LocalTalk port
- Two driver/three receivers per package


Driver Output Voltage (Power Off: Dour)

Flectrical Characteristics

Over Supply Voltage and Operating Temperature ranges.

Parameter

- Wide common mode range: ±10V
- ±200 mV receiver sensitivity agailoV tuguO revisco A
- 70 mV typical receiver input hysteresis
- Available in SOIC packaging



## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office/ Distributors for availability and specifica	uona.
Supply Voltage (V <sub>CC</sub> )	+7V
Supply Voltage (VEE)	-7V
Enable Input Voltage (DEN1)	+7V
Driver Input Voltage (DIN)	+7V
Driver Output Voltage (Power Off: DOUT)	±15V
Receiver Input Voltage (V <sub>ID</sub> : R <sub>IN</sub> + - R <sub>IN</sub> -)	±25V
Receiver Input Voltage (V <sub>CM</sub> : (R <sub>IN</sub> + + R <sub>IN</sub> -)/2)	±25V
Receiver Input Voltage (Input to GND: RIN)	±25V
Receiver Output Voltage (ROUT) 100 100 100 100 100	+5.5V

Maximum Package Power Dissipation @+25°C
M Package
Derate M Package TBD mW/°C above +25°C
Storage Temperature Range
-65°C to +150°C
Lead Temperature Range (Soldering, 4 Sec.) +260°C

# Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	+4.75	+5.0	+5.25	V
Supply Voltage (VEE)	-4.75	-5.0	-5.25	V
Operating Free Air				
Temperature (T <sub>A</sub> )	0	25	70	°C

# Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Note 2)

Symbol	Parameter	Condi	Pinoda	Min	Тур	Max	Units	
DIFFEREN	TIAL DRIVER CHARACTERISTICS					.0	ance ebom	
V <sub>OD</sub>	Output Differential Voltage	$R_L = \infty, R_L = 3$	3.9 kΩ		±7.	±8.5	±10	V
Vo	Output Voltage	$R_L = \infty, R_L = 3$	3.9 kΩ	MIST	garu	±4.5	±5.25	V
V <sub>OD1</sub>	Output Differential Voltage	$R_L = 100\Omega$ , Figu	ire 1		4.0	TBD		V
V <sub>SS</sub>	V <sub>OD1</sub> - V <sub>OD1*</sub>			Line Packag	8.0	TBD		V
$\Delta V_{OD1}$	Output Unbalance			E		0.02	0.4	V
Vos	Offset Voltage		* Y <sub>CC</sub> * B <sub>OST</sub> *	D <sub>OUT</sub> +,	C.	0	3	٧
ΔV <sub>OS</sub>	Offset Unbalance			D <sub>OUT</sub> -	5	0.05	0.4	V
V <sub>OD2</sub>	Output Differential Voltage	$RL = 140\Omega$ , Figu		131	6.0	TBD		V
I <sub>OZD</sub>	TRI-STATE® Leakage Current	$V_{CC} = 5.25V$	$V_0 = +10V$	12.	6.5	2	150	μΑ
		$V_{EE} = -5.25V$	$V_0 = +6V_1$	01	0.1	1	100	μΑ
	-11/10		$V_0 = -6V$		8.1	= dHa <sup>1</sup>	-100	μΑ
			$V_0 = -10V$		anno consul	-2	-150	μΑ
SINGLE EN	IDED DRIVER CHARACTERISTICS	1-86	BETTALE	COBSC vector	rder Mae	0		
Vo	Output Voltage (No Load)	$R_L = \infty, R_L = 3$		ige Nomber			6	V
V <sub>T</sub>	Output Voltage	$R_L = 450\Omega$ , Figu	ire 2		3.6	4.1		v
	Pours RS	$R_L = 3 k\Omega$ , Figure	re 2	D <sub>OUT</sub> -	TBD	TBD		V
$\Delta V_T$	Output Unbalance					0.02	0.4	V
DRIVER CI	HARACTERISTICS							
V <sub>CM</sub>	Common Mode Range	Power Off, or D1	Disabled		±10	±15		V
I <sub>OSD</sub>	Short Circuit Current	V <sub>O</sub> = 0V, Sourci	ng Current			-80	-150	mA
		V <sub>O</sub> = 0V, Sinking	g Current			80	150	mA
I <sub>OXD</sub>	Power-Off Leakage Current	V <sub>O</sub> = +10V		D <sub>OUT</sub> +,		2	150	μΑ
	$(V_{CC} = V_{EE} = 0V)$	$V_O = +6V$		5001		1	100	μΑ
		$V_O = -6V$				-1	-100	μΑ
		$V_{O} = -10V$				-2	-150	μΑ

Electrical Characteristics (Continued)

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Note 2) are good bross again of Viggue 2 and Operating Temperature ranges, unless otherwise specified (Note 2) are good bross again of Viggue 2 and Operating Temperature ranges, unless otherwise specified (Note 2) are good bross again of Viggue 2 and Operating Temperature ranges, unless otherwise specified (Note 2) are good bross again of Viggue 2 and Operating Temperature ranges, unless otherwise specified (Note 2) are good bross again of Viggue 2 and Operating Temperature ranges, unless otherwise specified (Note 2) are good bross again of Viggue 2 and Operating Temperature ranges, unless otherwise specified (Note 2) are good bross again of Viggue 2 and Operating Temperature ranges, unless otherwise specified (Note 2) are good bross again of Viggue 2 and Operating Temperature ranges, unless otherwise specified (Note 2) are good bross again of Viggue 2 and Operating Temperature ranges, unless otherwise specified (Note 2) are good bross again of Viggue 2 and Operating Temperature ranges, unless otherwise specified (Note 2) are good bross again of Viggue 2 and Operating Temperature ranges, unless otherwise specified (Note 2) are good bross again of Viggue 2 and Operating Temperature ranges, unless otherwise specified (Note 2) are good bross again of Viggue 2 and Operating Temperature ranges (Note 2) are good bross again of Vigge 2 and Operating Temperature ranges (Note 2) are good bross again of Vigge 2 and Operating Temperature ranges (Note 2) are good bross again of Vigge 2 and Operating Temperature ranges (Note 2) are good of Vigge 2 and Operating Temperature ranges (Note 2) are good of Vigge 2 and Operating Temperature ranges (Note 2) are good of Vigge 2 and Operating Temperature ranges (Note 2) are good of Vigge 2 and Operating Temperature ranges (Note 2) are good of Vigge 2 and Operating Temperature ranges (Note 2) are good of Vigge 2 and Operating Temperature ranges (Note 2) are good of

Symbol	Roll GyT Parameter anoth	Conditions	Pin	s Min	Тур	Max	Units
RECEIVER	CHARACTERISTICS		ERISTICS	TOARAH	O FERVIS	NTIALDE	HERE
VTH	Input Threshold ST 3q 002 = 30	$-7V \le V_{CM} \le +7V$ would did	n Delay Hi	-200	±35	+ 200	o_mV
VHY	Hysteresis	V <sub>CM</sub> = 0V dpiH of w	n Delay Lo	opagatio	70 9	Diffe	omV
RIN	Input Resistance	$-10V \le V_{CM} \le +10V$	ониял — а	6.0	8.5	omid "	kΩ
IIN	Input Current (Other Input = 0V,	$V_{IN} = +10V$	R <sub>IN</sub> +,		Time	3.25	mA
	Power On, or V <sub>CC</sub> = V <sub>EE</sub> = 0V)	$V_{IN} = +3V$	R <sub>IN</sub> -	0	emil	1.50	mA
	CL = 500 pF 80 TBD	$V_{IN} = -3V$		Higo to 2	ole Time	1.50	mA
	QET 08 (8.5)	$V_{IN} = -10V$		Low 10.2	amiT etc	-3.25	mA
IB -	Input Balance Test	$R_S = 500\Omega$		Z to High	e ime	±400	mV
VOH	High Level Output Voltage	$I_{OH} = -400 \mu\text{A},$ $V_{ID} = +200 \text{mV}$	ERISTIC	2.7	4.2	a agans	NA TEAL
	OL = 500 pF TBD 180 TBD	$I_{OH} = -400 \mu A$ , $V_{ID} = OPEN$	ROUT	2.7	4.2	Qe19	_IV-j
VOL	Low Level Output Voltage	$I_{OL} = 8.0 \text{ mA}, V_{ID} = -200 \text{ mV}$	to High	Delay Lov	0.3	0.5	HVI
Iosr	Short Circuit Current	V <sub>O</sub> = 0V		-15	THAL!	-100	mA
DEVICE CI	HARACTERISTICS				Time	Pise	4
VIH	High Level Input Voltage			2.0	emi	Hg-7	V
VIL	Low Level Input Voltage			80116	NOTERI	0.8	V
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> = 2.4V	D <sub>IN</sub> ,	Dilla Asteid	nosaga	40	μА
IIL	Low Level Input Current	V <sub>IN</sub> = 0.4V	D <sub>EN1</sub>	Delich Toa	-30	-200	μА
V <sub>CL</sub>	Input Clamp Voltage	$I_{\text{IN}} = -12  \text{mA}$		11-11-01	THAN 9	-1.5	V
Icc	Power Supply Current	e No Load no señose entercomento la	Vcc	nits. The tal	58	TBD	mA.
IEE YOU	eya. All vollages are referenced to grownd except?	D1 Enabled or Disabled	VEE	banileb al a	-10	TBD	mA

Truth Tables

Output	Inputs
	Ratz+ - Rinz-
	Vm 00S+≤

Input Output	
	≥ + 200 mV

# Driver (D1)

puis	100		ign)
- POUTT	+ <sub>FTUO</sub> G	Disti	
	Z	X	H
	4		
	Н		J

fractive contraction of the cont		
Output	fuqni	
D <sub>OUT2</sub> -	Ding	
Н		
	Н	

- L = Logic Low Level (Steady State)
- Z = Off State (TRI-STATE, High Impedance)

Switching Characteristics
Over Supply Voltage and Operating Temperature Ranges, unless otherwise specified (Notes 4 and 5) as epallov yigged as the Company of the Company

Symbol	Typ Max	Parameter		Conditi	ons	Min	Тур	Max	Units
DIFFEREN	TIAL DRIVER C	HARACTERISTIC	S			erics	ACTERI	ROHAR	ECEIVE
t <sub>PHLD</sub>	Differential Pr	ropagation Delay H	ligh to Low	$R_L = 100\Omega, C_L$		TBD	190	TBD	ns
t <sub>PLHD</sub>	Differential Pr	ropagation Delay L	ow to High	(Figures 3 and	4)	TBD	190	TBD	ns
tskD	Differential SI	kew  t <sub>PHLD</sub> - t <sub>PLH</sub>	≤ +10V    di	-10V ≤ V <sub>GN</sub>		931	TBD	TBD	ns
trian	Rise Time	Rast		V01+ = MV	,V0 = Jug	Other In	190	TBD	ns
tf	Fall Time	Pill 0		Ve+ = mV	(A0 = 38)	/ == ooV	190	TBD	ns
t <sub>PHZ</sub>	Disable Time	High to Z		$R_L = 200\Omega, C_L$			80	TBD	ns
tpLZ	Disable Time	Low to Z		(Figures 7 and 8)			80	TBD	ns
t <sub>PZH</sub>	Enable Time	Z to High		$R_R = 500\Omega$		teaT	180	TBD	ns
tpZL	Enable Time	Z to Low	Au	0716	one	laV trint	180	TBD	ns
SINGLE EN	DED DRIVER	HARACTERISTIC	CS Vm	QQS + = QQV	- Affin		0010101		HOS
tPHL	Propagation I	Delay High to Low	uA, Vin = OPEN	$R_L = 450\Omega, C_L$		TBD	180	TBD	ns
t <sub>PLH</sub>	Propagation I	Delay Low to High	Vm 009 = mV	(Figures 5 and	6)	TBD	180	TBD	ns
tsk	Skew, tpHL	- t <sub>PLH</sub>		V0 = 0V		toerus	TBD	TBD	ns
t <sub>r</sub>	Rise Time					an	120	TBD	ns
tf	Fall Time	20			0.0	ottal/ bu	120	TBD	ns
RECEIVER	CHARACTERIS	STICS			00	cellativa.	esel lenes	Later I	1711
tPHL	Propagation I	Delay High to Low		C <sub>L</sub> = 15 pF		10	22	35	ns
t <sub>PLH</sub>	Propagation (	Delay Low to High		(Figures 9 and	10)	10	23	35	ns
tsk	Skew, tpHL	- t <sub>PLH</sub>		Va.0 = 1/11V	10	e mad no	1	TBD	ns

Note 1: Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of Electrical Characteristics specifies conditions of device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except VoD. VoD1,

Note 3: All typicals are given for:  $V_{CC} = +5.0V$ ,  $V_{EE} = -5.0V$ ,  $T_A = +25^{\circ}C$ .

## **Truth Tables**

### Driver (D1)

Inputs Outputs			
DEN1	D <sub>IN1</sub>	D <sub>OUT1</sub> +	D <sub>OUT1</sub> -
Н	Х	Z	Z
L	L	L	Н
L	Н	Н	L

## Driver (D2)

Input	Output	
D <sub>IN2</sub>	D <sub>OUT2</sub> -	
L	Н	
Н	L	

H = Logic High Level (Steady State)

L = Logic Low Level (Steady State)

X = Irrelevant (Any Input)

Z = Off State (TRI-STATE, High Impedance)

†OPEN = Non-Terminated

### Receiver (1)


Input	Output
R <sub>IN1</sub> -	R <sub>OUT1</sub>
$\leq$ $-200 \text{ mV}$	Н
≥ + 200 mV	- L
OPEN†	Н

## Receiver (2)

Inputs	Output
$R_{IN2} + - R_{IN2} -$	R <sub>OUT2</sub>
$\leq$ $-200 \text{ mV}$	L
$\geq$ + 200 mV	Н
OPEN†	Н

### Receiver (3)

ricocivei (o)			
Input	Output		
R <sub>IN3</sub> +	R <sub>OUT3</sub>		
≤ −200 mV	L		
≥ + 200 mV	Н		
OPEN†	Н		






FIGURE 2. Single Ended Driver DC Test Circuit

TL/F/11895-4




FIGURE 3. Differential Driver Propagation Delay and Transition Time Test Circuit




FIGURE 4. Differential Driver Propagation Delay and Transition Time Waveforms





FIGURE 5. Single Ended Driver Propagation Delay and Transition Time Test Circuit

## Parameter Measurement Information (Continued) Troin Information are a representation of the continued of the



TL/F/11895-8
FIGURE 6. Single Ended Driver Propagation Delay and Transition Time Waveform




FIGURE 7. Differential Driver TRI-STATE Test Circuit

TL/F/11895-9

TL/F/11895-10

TL/F/11895-11




FIGURE 8. Differential Driver TRI-STATE Waveforms




FIGURE 9. Receiver Propagation Delay Test Circuit




FIGURE 10. Receiver Propagation Delay Waveform

Note 4: Generator waveform for all tests unless otherwise specified: f = 500 kHz,  $Z_O = 50\Omega$ ,  $t_f \le 10 \text{ ns}$ ,  $t_f \le 10 \text{ ns}$ . A PUDIT Note 5:  $C_L$  includes probe and jig capacitance.

Note 6: All diodes are 1N916 or equivalent.




FIGURE 11. Typical LocalTalk Application




TARLE | Coules No Carrioticas

		₩ni9
Active Low Driver Enable Pin. A High on this Pin TRI-STATES the Driver Octobris (D1 Only)		
		9, 11
Ground Pln		
	39V	
	VCC	

# **Typical Application Information (Continued)**

Typical Application information



Note: Star (\*) represents the opposite input condition for a parameter.

## **FIGURE 12. Typical Driver Output Waveforms**

TARLE I Device Pin Descriptions

Pin#	Name	Description
2, 4	D <sub>IN</sub>	TTL Driver Input Pins
3	D <sub>EN1</sub>	Active Low Driver Enable Pin. A High on this Pin TRI-STATES the Driver Outputs (D1 Only)
15	D <sub>OUT</sub> +	Non-Inverting Driver Output Pin
13, 14	D <sub>OUT</sub> -	Inverting Driver Output Pin
9, 11	R <sub>IN</sub> +	Non-Inverting Receiver Input Pin
10, 12	R <sub>IN</sub> -	Inverting Receiver Input Pin
5, 6, 7	ROUT	Receiver Output Pin
8	GND	Ground Pin
16	V <sub>EE</sub>	Negative Power Supply Pin, -5V ±5%
1 .	V <sub>CC</sub>	Positive Power Supply Pin, +5V ±5%



# DS9636A RS-423 Dual Programmable Slew Rate Line Driver

## **General Description**

The DS9636A is a TTL/CMOS compatible, dual, single ended line driver which has been specifically designed to satisfy the requirements of EIA Standard RS-423.

The DS9636A is suitable for use in digital data transmission systems where signal wave shaping is desired. The output slew rates are jointly controlled by a single external resistor connected between the wave shaping control lead (WS) and ground. This eliminates any need for external filtering of the output signals. Output voltage levels and slew rates are independent of power supply variations. Current-limiting is provided in both output states. The DS9636A is designed for nominal power supplies of  $\pm\,12V$ .

Inputs are TTL compatible with input current loading low enough (1/10 UL) to be also compatible with CMOS logic. Clamp diodes are provided on the inputs to limit transients below ground.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required,
picase contact the National Seniconductor Sales

Office/Distributors for availability and specifications.

## **Features**

- Programmable slew rate limiting allow vigoral evideo?
- Meets EIA Standard RS-423 enable vingue evilspei/
- Commercial or extended temperature range
- Output short circuit protection
- TTL and CMOS compatible inputs ### priget ####

## **Connection Diagram**

	xsM	Тур	8-Lead DIP	Conditions	Parameter	Symbo
	0.8 WAVES	NADE 8.3		$R_{\rm L}$ to GND ( $R_{\rm L}=\infty$ )8	Output Voltage HIGH	
	ORCON	ITPOL O	-ASO	(170.84= 18) CMO of 18	Order Number DS9636ACJ, DS9636ACN or DS9636AMJ	
		IN A 3	U.A.	PL to GND (AV TIO 91)	See NS Package Number J08A or N08E	
		IN B	BOL	5 OUT B GMD OF A	For Complete Military 883 Specifications	, 130V
		GND -	0.8-	$R_{L}$ to GND ( $R_{L} = 3.0 \text{ k}$ 3)	see RETS Data Sheet.	Vol.2
		-5.4	-6.0	(11034 TL/F/9620+1) 01 JF	Order Number DS9636AJ/883 See NS Package Number J08A	
			Top View	450Ω ≤ A <sub>L</sub>	Output Resistance	Ro
			-150	$V_0 = 0V, V_1 = 0V$	Output Short Circuit Current (Note 4)	
	150			$V_0 = 0V, V_1 = 2.0V$		
				$V_0 = \pm 6.0V$ , Power-Off	Output Leekage Current	loex
					input Voltage HIGH	
		1.1-	-1.6	lj = 16 mA	Input Clamp Diode Voltage	
			-80	$V_1 = 0.4V$	Input Current LOW	
1		1.0		$V_1 = 2.4V$	Input Current HIGH	
		10				
				$\dot{V}_{CC} = \pm 18V, R_L = \infty,$ $R_{WS} = 100  km, V_I = 0V$	Positive Supply Current	
		61-	81-	$V_{OC} = \pm 12V, R_{L} = \infty,$ $R_{WS} = 100 \text{ kg, } V_{I} = 0V$	Negative Supply Current	

date it "Absolute Meanman (Halberg" are mode values beyond windn the safeby of the device feature be gueranticud. They are not m bould be operated at these limits. The ables of "Escotical Chaptergalical" provide confidence for the davise specified for 2s. Unless otherwise specified Min/Max limits apply across the --5510 to + 125"0 temperature range for the DS800 AM and ex

for the DSS038AC, All typicals are given for  $V_{CC} = 5V$  and  $T_A = 26^{\circ}C$ . Note the currents out of bloke 2. All currents into the device pins are coefficient all currents out of

specified.

Note 5: Ratings apply to emblent temperature at 25°C. Above this temperature, details J and N packages 10.4 mW/°C.

іліоіаеа Раскаде Storage Temperature Range V+ Lead Potential to Ground Lead Ceramic DIP -65°C to +175°C V - Lead Potential to Ground Lead 65°C to +150°C Molded DIP V+ Lead Potential to V- Lead Lead Temperature Output Potential to Ground Lead 300°C Ceramic DIP (Soldering, 60 seconds) **Output Source Current** 265°C Molded DIP (Soldering, 10 seconds) **Output Sink Current** 

## **Recommended Operating Conditions**

Characteristics	.bnuong DS9636AM olgamentari si			e in digital de	Units		
Oliai actel istics	Min	Тур	Max	Min	Тур	Max	days move
Positive Supply Voltage (V+)	ela e10,8 men	12	(W) 13.2 lot	10.8	waw 12 th m	owi-13.2	moe V
Negative Supply Voltage (V-)	-13.2	-12	-10.8	-13.2	-12	-10.8	bots V
Operating Temperature (T <sub>A</sub> )	-55	25	125	variations. Ou	ylog 25 new	q to 70 bass	obni °C
Wave Shaping Resistance (R <sub>WS</sub> )	o 8010 bns	JTT IN R	500	10	utput states	1000	kΩ

1300 mW

V - to + 15V

0V to +30V

 $\pm 15V$ 

-150 mA

150 mA

+0.5V to -15V

# **Electrical Characteristics** Over recommended operating temperature, supply voltage and wave shaping resistance ranges unless otherwise specified (Notes 2 and 3)

Symbol	Parameter	Conditions	Min_8	Тур	Max	Units
V <sub>OH1</sub>	Output Voltage HIGH	$R_L$ to GND ( $R_L = \infty$ )	5.0	5.6	6.0	V
V <sub>OH2</sub>	Order Number DS9636ACJ, DS9636ACN or DS9636AMJ	$R_L$ to GND ( $R_L = 3.0 \text{ k}\Omega$ )	5.0	5.6	6.0	V
V <sub>OH3</sub>	See NS Package Number J08A or M	$R_L$ to GND ( $R_L = 450\Omega$ )	4.0	5.5	6.0	V
V <sub>OL1</sub> and	Output Voltage LOW	$R_L$ to GND ( $R_L = \infty$ )	-6.0	-5.7	-5.0	V
V <sub>OL2</sub>	pee RETS Data Sheet	$R_L$ to GND ( $R_L = 3.0 \text{ k}\Omega$ )	-6.0	-5.6	-5.0	V
V <sub>OL3</sub>	Organ Number DS6636AJ/883 See MS Package Number J08A	$R_L$ to GND ( $R_L = 450\Omega$ )	-6.0	-5.4	-4.0	V
Ro	Output Resistance	450Ω ≤ R <sub>L</sub>	watv gp1	25	50	Ω
los+	Output Short Circuit Current (Note 4)	$V_O = 0V, V_I = 0V$	-150	-60	-15	mA
los-		$V_0 = 0V, V_1 = 2.0V$	15	60	150	mA
I <sub>CEX</sub>	Output Leakage Current	$V_O = \pm 6.0V$ , Power-Off	-100		+100	μΑ
V <sub>IH</sub>	Input Voltage HIGH		2.0			V
V <sub>IL</sub>	Input Voltage LOW				0.8	V
V <sub>IC</sub>	Input Clamp Diode Voltage	I <sub>I</sub> = 15 mA	-1.5	-1.1		V
կլ	Input Current LOW	V <sub>I</sub> = 0.4V	-80	-16		V
I <sub>IH</sub>	Input Current HIGH	V <sub>I</sub> = 2.4V		1.0	10	
		V <sub>I</sub> = 5.5V		10	100	μΑ
I+	Positive Supply Current	$V_{CC} = \pm 12V, R_L = \infty,$ $R_{WS} = 100 \text{ k}\Omega, V_I = 0V$		13	18	mA
1-	Negative Supply Current	$V_{CC} = \pm 12V, R_L = \infty,$ $R_{WS} = 100 \text{ k}\Omega, V_I = 0V$	-18	-13		mA


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified Min/Max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS9636AM and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS9636AC. All typicals are given for  $V_{CC}=5V$  and  $T_{A}=25^{\circ}$ C.


Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are reference to ground unless otherwise specified.


Note 4: Only one output at a time should be shorted.


Note 5: Ratings apply to ambient temperature at 25°C. Above this temperature, derate J and N packages 10.4 mW/°C.




## Typical Performance Characteristics work work = nov solitains to an artificial Performance Characteristics work work = nov solitains to an artificial Performance Characteristics work work = nov solitains to an artificial Performance Characteristics work work = nov solitains to a novel performance Characteristics work work = nov solitains to a novel performance Characteristics work = nov solitains to a novel performance Characteristics work = nov solitains to a novel performance Characteristics work = nov solitains to a novel performance Characteristics work = nove









### Output Current vs Output Voltage (Power Off)








## Transition Time vs R<sub>WS</sub>




TL/F/9620-3



V<sub>I</sub> V<sub>0</sub> Amplitude: 3.0V Offset: 0V Pulse Width: 500 μs PRR: 1.0 kHz

 $t_r = t_f \le 10 \text{ ns}$ 

٧



Note: C<sub>L</sub> includes jig and probe capacitance

### FIGURE 1. AC Test Circuit and Waveforms




FIGURE 2. RS-423 System Application



# DS9637A Dual Differential Line Receiver

# General Description


The DS9637A is a Schottky dual differential line receiver which has been specifically designed to satisfy the requirements of EIA Standards RS-422 and RS-423. In addition, the DS9637A satisfies the requirements of MIL-STD 188-114 and is compatible with the International Standard CCITT recommendations. The DS9637A is suitable for use as a line receiver in digital data systems, using either single ended or differential, unipolar or bipolar transmission. It requires a single 5V power supply and has Schottky TTL compatible outputs. The DS9637A has an operational input common mode range of ±7V either differentially or to ground.

## **Features**

- Dual channel
- Single 5V supply
- Satisfies EIA standards RS-422 and RS423
- Built-in ±35 mV hysteresis
- High input common mode voltage range
- High input impedance losg 02 state 0725 evods
- TTL compatible outputs
- Schottky technology
- Extended temperature range

## **Connection Diagram**

8-Lead DIP and SO-8 Package



TL/F/9621-1

Order Number DS9637ACJ, DSA9637AMJ, DS9637ACM or DS9637ACN See NS Package Number J08A, M08A or N08E

For Complete Military 883 Specifications, see RETS Data Sheet. Order Number DS9637AMJ/883 See NS Package Number J08A

2

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range Ceramic DIP -65°C to + 175°C Molded DIP -65°C to + 150°C Lead Temperature Ceramic DIP (Soldering, 30 seconds) 300°C Molded DIP and SO Package 265°C (Soldering, 10 seconds) Maximum Power Dissipation\* at 25°C 1300 mW Cavity Package

Molded Package 930 mW SO Package \*Derate cavity package 8.7 mW/°C above 25°C; derate molded DIP package

7.5 mW/°C above 25°C; derate SO package 6.5 mW/°C above 25°C.

V<sub>CC</sub> Lead Potential to Ground -0.5V to 7.0V Input Potential to Ground Differential Input Voltage ±15V **Output Potential to Ground** -0.5V to +5.5V50 mA Output Sink Current

## **Recommended Operating** Conditions

OUTUITIONS TOTAL			
DS9637AM	Min .	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V
Operating Temperature (T <sub>A</sub> )	-55	+125	°C
-881 GT2-JIM DS9637AC upor ent a			
Supply Voltage (V <sub>CC</sub> )	4.75	5.25	V
Operating Temperature (T <sub>A</sub> )	nme <b>o</b> dati	70 TO:	°C

## Electrical Characteristics

Over recommended operating temperature and supply voltage ranges, unless otherwise specified (Notes 2 and 3)

Symbol	Parameter	Conditions	Min	Тур	Max	Unite
V <sub>TH</sub>	Differential Input Threshold Voltage (Note 5)	$-7.0V \le V_{CM} \le +7.0V$	-0.2	100	+0.2	V
V <sub>TH(R)</sub>	Differential Input Threshold Voltage (Note 6)	$-7.0V \le V_{CM} \le +7.0V$	-0.4	Spara tir	+0.4	V
I	Input Current	$V_{I} = 10V, 0V \le V_{CC} \le +5.5V$	0.2.02 1-0	card has i	3.25	mA
MAY (Note 7) DAY 8888	(Note 7) DATESSED TOOMUM	$V_{I} = -10V, 0V \le V_{CC} \le +5.5V$	en or top or top	-1.6	-3.25	IIIA
V <sub>OL380M</sub>	Output Voltage LOW	I <sub>OL</sub> = 20 mA, V <sub>CC</sub> = Min		0.35	0.5	V
VOH ,and	Output Voltage HIGH	$I_{OH} = -1.0 \text{ mA}, V_{CC} = \text{Min}$	2.5	3.5	33.1	V
los	Output Short Circuit Current (Note 4)	$V_O = 0V$ , $V_{CC} = Max$	-40	-75 E	8 TUO 100	mA
lcc	Supply Current	$V_{CC} = Max, V_1 + = 0.5V, V_1 - = GND$		35	50	mA
V <sub>HYST</sub>	Input Hysteresis	$V_{CM} = \pm 7.0V$ (See Curves)	you'll en	70		mV

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified Min/Max limits apply across the -55°C to +125°C temperature range for DS9637AM and across the 0°C to +70°C range for the DS9637ASC. All typicals are given for  $V_{CC}=5V$  and  $T_{A}=25^{\circ}C$ .


Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are referenced to ground unless otherwise specified.


Note 4: Only one output at a time should be shorted.


Note 5:  $V_{DIFF}$  (Differential Input Voltage) =  $(V_1+)$  -  $(V_1-)$ .  $V_{CM}$  (Common Mode Input Voltage) =  $V_1+$  or  $V_1-$ .

Note 6:  $500\Omega \pm 1\%$  in series with inputs.

Note 7: The input not under test is tied to ground.







another FIGURE 3. RS-422 System Application (FIPS 1020) Differential Simplex Bus Transmission

# Extended temperature range

Notes:

 $R_T \ge 50\Omega$  for RS-422 operation.

 $R_{T}$  combined with input impedance of receivers must be greater than  $90\Omega.$ 

See NS Package Number Joan, Mosh or Nosh

See MS Package Number JRSA

weily goT



# DS9638 RS-422 Dual High Speed Differential Line Driver

## **General Description**

The DS9638 is a Schottky, TTL compatible, dual differential line driver designed specifically to meet the EIA Standard RS-422 specifications. It is designed to provide unipolar differential drive to twisted pair or parallel wire transmission lines. The inputs are TTL compatible. The outputs are similar to totem pole TTL outputs, with active pull-up and pull-down. The device features a short circuit protected active pull-up with low output impedance and is specified to drive  $50\Omega$  transmission lines at high speed. The mini-DIP provides high package density.


## **Features**

- Single 5V supply
- Schottky technology
- TTL and CMOS compatible inputs
- Output short circuit protection
- Input clamp diodes
- Complementary outputs
- Minimum output skew (<1.0 ns typical)
- 50 mA output drive capability for 50 \( \Omega\$ transmission lines

Typical Applications

- Meets EIA RS-422 specifications
- Propagation delay of less than 10 ns
- "Glitchless" differential output
- Delay time stable with V<sub>CC</sub> and temperature variations (<2.0 ns typical) (Figure 3)</li>
- Extended temperature range

# **Connection Diagram**



TL/F/9622-1

Order Number DS9638CJ, DS9638MJ, DS9638CM or DS9638CN See NS Package Number J08A, M08A or N08E

For Complete Military 883 Specifications, see RETS Datasheet. Order Number DS9638MJ/883 See NS Package Number J08A

## Switching Characteristics voc = 5.0v, TA = 28°C. (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range Ceramic DIP -65°C to +175°C -65°C to +150°C Lead Temperature Ceramic DIP (Soldering, 60 sec.) 300°C

Molded DIP (Soldering, 10 sec.)

Maximum Power I	Dissipation* at 25°C	
Cavity Package		1300 mW
Molded Package	Propagation Delay 6	930 mW
SO Package		810 mW
V <sub>CC</sub> Lead Potentia	Il to Ground	-5V to 7V
Input Voltage		-0.5V to $+7V$
*Doroto povity pookogo	9.7 mW/°C about 25°C: dorate	molded DIP package

\*Derate cavity package 8.7 mW/\*C above 25°C; derate molded DIP packag 7.5 mW/\*C above 25°C; derate SO package 6.5 mW°C above 25°C.

## **Recommended Operating Conditions**

	DS9638M			DS9638C			
	Min	Тур	Max	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> ) Output Current HIGH (I <sub>OH</sub> )	4.5	5.0	5.5 -50	4.75	5.0	5.25 -50	V mA
Output Current LOW (I <sub>OL</sub> ) Operating Temperature (T <sub>A</sub> )	-55	25	50 125	40	25	50 70	mA °C

265°C

**Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified (Notes 2 & 3)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VIH	Input Voltage HIGH	4 15 21	2.0	100	110	V
VIL	Input Voltage LOW	0°C to +70°C	00 \$ 5000	23	0.8	V
	1001 \$ \$ 2000 \$ 5 not	-55°C to +125°C		100	0.5	-
V <sub>IC</sub>	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$		× -1.0	-1.2	-Vo
VoHsio	Output Voltage HIGH	$V_{CC} = Min,$ $I_{OH} = -10 \text{ mA}$	2.5	3.5		210
- 1	\$ ≥ R2 ≥ 400.0	$V_{IH} = V_{IH \text{ Min}},$ $V_{IL} = V_{IL \text{ Max}}$ $I_{OH} = -40 \text{ mA}$	2.0			V
V <sub>OL</sub>	Output Voltage LOW	$V_{CC} = Min, V_{IH} = V_{IH Min},$ $V_{IL} = V_{IL Max}, I_{OL} = 40 \text{ mA}$			0.5	V
lı	Input Current at Maximum Input Voltage	$V_{CC} = Max, V_{IMax} = 5.5V$			50	μΑ
I <sub>IH</sub>	Input Current HIGH	V <sub>CC</sub> = Max, V <sub>IH</sub> = 2.7V			25	μΑ
lլլ_	Input Current LOW	V <sub>CC</sub> = Max, V <sub>IL</sub> = 0.5V		1 11 -11	-200	μΑ
los	Output Short Circuit Current	V <sub>CC</sub> = Max, V <sub>O</sub> = 0V (Note 4)	-50		-150	mA
$V_T$ , $\overline{V}_T$	Terminated Output Voltage	See Figure 1	2.0			V
$V_T - \overline{V}_T$	Output Balance				0.4	V
Vos, ∇os	Output Offset Voltage				3.0	V
V <sub>OS</sub> −V̄ <sub>OS</sub>	Output Offset Balance				0.4	V
lx	Output Leakage Current	T <sub>A</sub> = 25°C -0.25V < V <sub>X</sub> < 5.5V			100	μΑ
lcc	Supply Current (Both Drivers)	V <sub>CC</sub> = 5.5V, All input at 0V, No Load		45	65	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS9638M and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS9638C. All typicals are given for  $V_{CC} = 5V$  and  $T_{A} = 25^{\circ}$ C.

Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

you have transmitted the second waters beyond which the salety of the device carried be guaranteed. They are not meant to imply that the devices and the second to be operated at three limits. The babies of "Elecuted Characteristics provide conditions for actual device operation.

Mote 2: Unlose otherwise specified min/max limits apply across the  $-58^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS9638M and surces the 0°C to  $+70^{\circ}$ C range for the DS9638C. All typicsts are given for  $V_{CO} = 5V$  and  $T_{A} = 25^{\circ}$ C.

Note 3: All currents into the device pind are positive; all currents out of the device pina are negative. All vallages are reprended to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.





FIGURE 2. Terminated Output Voltage and Output Balance



V<sub>1</sub> 1.5V 1.5V 4PHL 90% 90% 50% 10% 10%


FIGURE 3a

The pulse generator has the following characteristics:

PRR = 500 kHz,  $t_W$  = 100 ns,  $t_r \le 5.0$  ns,  $Z_O = 50\Omega$ .

C<sub>L</sub> includes probe and jig capacitance.

FIGURE 3. AC Test Circuit and Voltage Waveform



TL/F/9622-6
FIGURE 4. Typical Delay Characteristics




FIGURE 4a

TL/F/9622-7

TL/F/9622-5



DC Test Circuit

# DS9639A Dual Differential Line Receiver

## **General Description**

The DS9639A is a Schottky dual differential line receiver which has been specifically designed to satisfy the requirements of EIA Standards RS-422, RS-423 and RS-232C. In addition, the DS9639A satisfies the requirements of MILSTD 188-114 and is compatible with the International Standard CCITT recommendations. The DS9639A is suitable for use as a line receiver in digital data systems, using either single ended or differential, unipolar or bipolar transmission. It requires a single 5.0V power supply and has Schottky TTL compatible outputs. The DS9639A has an operational input common mode range of  $\pm 7.0 \mathrm{V}$  either differentially or to ground.

SUPPLY VOLTAGE - V

## **Features**

- Dual channel
- Single 5.0V supply
- Satisfies EIA Standards RS-422, RS-423 and RS-232C

FIGURE 4. Typical Delay Characteristics

FIGURE 2. Term

- Built-in ±35 mV hysteresis
- High input common mode voltage range
- High input impedance
- TTL compatible outputs
- Schottky technology

**Connection Diagram** 

8-Lead DIP mrotove we dead of the second sec

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range -65°C to +175°C

Operating Temperature Range Lead Temperature

ead Temperature
Molded DIP (soldering, 10 sec.)

V<sub>CC</sub> Lead Potential to Ground Input Potential to Ground Lead Differential Input Voltage

 $\begin{array}{cc} \text{Differential Input Voltage} & \pm 25 \text{V} \\ \text{Output Differential to Ground Lead} & -0.5 \text{V to } 5.5 \text{V} \end{array}$ 

Output Sink Current

Maximum Power Dissipation\* at 25°C
Molded Package

930 mW

Equivalent Circuit

\*Derate molded DIP package 7.5 mW/°C above 25°C.

# Recommended Operating Conditions

 Min
 Typ
 Max
 Units

 Supply Voltage (V<sub>CC</sub>)
 4.75
 5.0
 5.25
 V

 Operating Temperature (T<sub>A</sub>)
 0
 25
 70
 °C

# **Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified (Notes 2 & 3)

0°C to +70°C

-0.5V to +7.0V

265°C

±25V

		make Sangal I	Printers or Special	The state of the s		
Symbol	Parameter	Conditions (Note 1)	Min	Тур	Max	Units
V <sub>TH</sub>	Differential Input Threshold Voltage (Note 5)	$-7.0V \le V_{CM} \le +7.0V$	-0.2		+0.2	MI+V
V <sub>TH(R)</sub>	Differential Input Threshold Voltage (Note 6)	$-7.0V \le V_{CM} \le +7.0V$	-0.4	10	+0.4	V
l <sub>l</sub>	Input Current (Note 7)	$V_I = 10V$ , $0V \le V_{CC} \le 5.5V$		1.1	3.25	mA
		$V_{I} = -10V, 0V \le V_{CC} \le 5.5V$	+	-1.6	-3.25	III/X
VOL	Output Voltage LOW	I <sub>OL</sub> = 20 mA, V <sub>CC</sub> = Min	- 1	0.35	0.5	٧
V <sub>OH</sub>	Output Voltage HIGH	$I_{OH} = -1.0 \text{ mA}, V_{CC} = \text{Min}$	2.5	3.5		٧
los	Output Short Circuit Current (Note 4)	$V_O = 0V, V_{CC} = Max$	-40	-75	-100	mA
Icc	Supply Current	$V_{CC} = Max, V_1 + = 0.5V,$ $V_1 - = GND$		35	50	mA
V <sub>HYST</sub>	Input Hysteresis	V <sub>CM</sub> = ±7.0V (See Curves)		70		mV

# Switching Characteristics V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PLH</sub>	Propagation Delay Time Low to High	See AC Test Circuit	767.4 - N.Y	55	85	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low	See AC Test Circuit	F 2 - W	50	75	ns ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to +70°C range for the DS9639A. All typicals are given for  $V_{CC} = 5V$  and  $T_A = 25$ °C. Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are referenced to ground unless otherwise specified.


Note 4. Only one output at a time should be shorted.

Note 5:  $V_{DIFF}$  (Differential Input Voltage) =  $(V_{1+}) - (V_{1-})$ .  $V_{CM}$  (Common Mode Input Voltage) =  $V_{1+}$  or  $V_{1-}$ .


Note 6:  $500\Omega \pm 1\%$  in series with inputs.

Note 7: The input not under test is tied to ground.











## **AC Test Circuit and Switching Time Waveform**



Notes:

 $\mathrm{C}_{\mathrm{L}}$  includes jig and probe capacitance. All diodes are FD700 or equivalent.

FIGURE 3. AC Test Circuit and Waveforms




V<sub>I</sub> Amplitude: 1.0V Offset: 0.5V

Pulse Width: 500 ns PRR: 1 MHz  $t_{\rm f} = t_{\rm f} \le$  5.0 ns

FIGURE 3a

## **Typical Applications**




Noton

 $R_{t} \geq$   $50\Omega$  for RS-422 operation.

 $R_t$  combined with input impedance of receivers must be greater than  $90\Omega$ .

FIGURE 4. RS-422 System Application (FIPS 1020) Differential Simplex Bus Transmission

# AC Test Circuit and Switching Time Waveform



antald

O<sub>1</sub> includes jig and probe dependance.

All diodes are FD700 or equivalent.

FIGURE 3, AC Test Circuit and Wavetomns


VO.5V 1.5V 1.5V 1.5V 1.5V 1.5V 1.5V 1.5V

Amplitudes 1,0V Ottoet 9,5V Pulse Wister 500 ns PRR: 1 MHz

en 0.8 ≥ p = d

SE BRUDIA

## Typical Applications



Secretary Sec.

≥ 50th for RS-482 operation.

R<sub>1</sub> occribined with Input Impedance of receivers must be greater than 90th.

PIGURE 4, RS-422 System Application (FIPS 1026) Differential Simplex Bus Transmission

## 

	Section 3 Contents
	DS3695/DS36957/DS3696/DS36967/DS3698 Multipoint RS-485/RS-422
3-8	Transceivers/Repeaters
3-12	DS3695A/DS3695AT/DS3696A Multipoint RS-485/RS-422 Transceivers
3-18	DS16F95/DS36F95 EIA-485/EIA-422A Differential Bus Transceivers
3-28	DS36276 Failsafe Multipoint Transceiver
3-40	DS36277 Dominant Mode Multipoint Transceiver
3-52	DS36950 Qued Differential Bus Transceiver
	DS36954 Quad Differential Bus Transceiver
3-68	DSS6BC956 Low Power BiCMCS Inoitago ial Bus Transceiver
3-79	DS36BC956 Low Power BICMCE noit592 isl Bus Transceiver DS75176B/DS75176BT Multiport to 455/Hs-422 Transceivers
3-84	DS96172/DS96174 RS-284-AI3\AITerential Line Drivers.  DS96F1720/DS96F172M/DS96F174M/DS96F174M EIA-485/EIA-422A Quad Differential
3-89	Drivers
3-97	DS96173/DS96175 RS-485/RS-422 Quad Differential Line Receivers DS96F173C/DS96F175M/DS96F175C/DS96F175M EIA-485/EIA-422 Quad Differential
3-102	Receivers
3-110	DS96176 RS-485/RS-422 Differential Bus Transceiver
	DS96177 RS-485/RS-422 Differential Bus Repeater

## **Section 3 Contents**

DS3695/DS3695T/DS3696/DS3696T/DS3697/DS3698 Multipoint RS-485/RS-422	
Transceivers/Repeaters	3-3
DS3695A/DS3695AT/DS3696A Multipoint RS-485/RS-422 Transceivers	3-12
DS16F95/DS36F95 EIA-485/EIA-422A Differential Bus Transceivers	3-18
DS36276 Failsafe Multipoint Transceiver	3-28
DS36277 Dominant Mode Multipoint Transceiver	3-40
DS36950 Quad Differential Bus Transceiver	3-52
DS36954 Quad Differential Bus Transceiver	3-61
DS36BC956 Low Power BiCMOS Hex Differential Bus Transceiver	3-68
DS75176B/DS75176BT Multipoint RS-485/RS-422 Transceivers	3-79
DS96172/DS96174 RS-485/RS-422 Quad Differential Line Drivers	3-84
DS96F172C/DS96F172M/DS96F174C/DS96F174M EIA-485/EIA-422A Quad Differential	
Drivers	3-89
DS96173/DS96175 RS-485/RS-422 Quad Differential Line Receivers	3-97
DS96F173C/DS96F173M/DS96F175C/DS96F175M EIA-485/EIA-422 Quad Differential	
Receivers	3-102
DS96176 RS-485/RS-422 Differential Bus Transceiver	3-110
DS96177 RS-485/RS-422 Differential Bus Repeater	3-120



# DS3695/DS3695T/DS3696/DS3696T/DS3697/DS3698 Multipoint RS485/RS422 Transceivers/Repeaters

#### **General Description**

The DS3695, DS3696, DS3697 and DS3698 are high speed differential TRI-STATE® bus/line transceivers/repeaters designed to meet the requirements of EIA standard RS485 with extended common mode range ( $\pm$ 12V to  $\pm$ 7V), for multipoint data transmission.

The driver and receiver outputs feature TRI-STATE capability. The driver outputs remain in TRI-STATE over the entire common mode range of  $+\,12V$  to  $-\,7V$ . Bus faults that cause excessive power dissipation within the device trigger a thermal shutdown circuit, which forces the driver outputs into the high impedance state. The DS3696 and DS3698 provide an output pin TS (thermal shutdown) which reports the occurrence of the thermal shutdown of the device. This is an "open collector" pin with an internal  $10~\mathrm{k}\Omega$  pull-up resistor. This allows the line fault outputs of several devices to be wire OR-ed.

Both AC and DC specifications are guaranteed over the 0°C to 70°C temperature and 4.75V to 5.25V supply voltage range.


#### **Features**

Meets EIA standard RS485 for multipoint bus transmission and is compatible with RS-422

Absolute Maximum Ratings (Note 1) If Millary/Aerospace specified devices are required, please contact the National Senteconductor Selections Office/Distributors for svalishility and specifications.

- 15 ns driver propagation delays with 2 ns skew (typical)
- Single +5V supply
- -7V to +12V bus common mode range permits ±7V ground difference between devices on the bus
- Thermal shutdown protection
- High impedance to bus with driver in TRI-STATE or with power off, over the entire common mode range allows the unused devices on the bus to be powered down
- Combined impedance of a driver output and receiver input is less than one RS485 unit load, allowing up to 32 transceivers on the bus
- 70 mV typical receiver hysteresis

#### **Connection and Logic Diagrams**



Order Number DS3695N, DS3696N, DS3697N, DS3698N, GMI (Ight) stat2-330 DS3695TN, DS3696TN, DS3695TJ or DS3696TJ wysdelf is inemical toquical See NS Package Number J08A or N08E

Note: TS pin was LF (Line Fault) in previous datasheets and reports the occurrence of a thermal shutdown of the device.

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V<sub>CC</sub> 7V

Control Input Voltages 7V

Driver Input Voltages 7V

Driver Output Voltages +15V/-10V

Receiver Input Voltages
(DS3695, DS3696) +15V/-10V

Receiver Common Mode Voltage
(DS3697, DS3698) ±25V

Receiver Output Voltage 5.5V

Continuous Power Dissipation @ 25°C

N Package 1.07W (Note 4)
Storage Temperature Range -65°C to +150°C

Lead Temperature (Soldering, 4 sec.)

# Recommended Operating Conditions

malining	Min	Max	Units
Supply Voltage, V <sub>CC</sub>	4.75	5.25	V
Bus Voltage	7.17.2898	+12	V
Operating Free Air Temp. (T <sub>A</sub> )			
Commercial	0	+70	°C
Industrial	-40	+85	°C

#### **Electrical Characteristics** $0^{\circ}C \le T_A \le +70^{\circ}C$ , $4.75V < V_{CC} < 5.25V$ unless otherwise specified (Notes 2 & 3)

Symbol	2-IRT ni reviriParam	eter of somebegn	its that a High is	conditions	VS++ to e	Min	Тур	Max	Units
V <sub>OD1</sub>	Differential Driver Ou Voltage (Unloaded)	wer off, over the telegraphic deviced deviced and the true of true of true		forces the driver he DS3696 and		nwobh begmi	ide tar de la la	a them	V
V <sub>OD2</sub>	Differential Driver Ou		(Figure 1)	$R = 50\Omega$ ; (RS-4	22) (Note 5)	2	IO FIS	provide	٧
up to 32	Voltage (with Load)	ses than one RS4 ivers on the bus	pull-up transce	$R = 27\Omega$ ; (RS-4		1.5	nego	' ris si	V
ΔV <sub>OD</sub>	Change in Magnitude Differential Output Vo Complementary Outp	oltage for		ne line rault outputs of several iffications are guaranteed over and 4.75V to 5.25V supply			bns 3	v ed of 0.2 A miles	V
Voc	Driver Common Mod	e Output Voltage	(Figure 1)	$R = 27\Omega$				.03.0	٧
Δ V <sub>OC</sub>	Change in Magnitude Common Mode Outp for Complementary C	ut Voltage	a	ilo Diagram	and Log	noi	nec	0.2	٧
VIH	Input High Voltage	Jenney		F F	manage from	2			٧
V <sub>IL</sub>	Input Low Voltage	0530	I, DE,	8	083695	-		0.8	V
V <sub>CL</sub>	Input Clamp Voltage		E, RE/DE	$I_{\text{IN}} = -18  \text{mA}$		2	DOI RO	-1.5	٧
I <sub>IL</sub>	Input Low Current	15 21		V <sub>IL</sub> = 0.4V	lang 1	علا	303	-200	μΑ
I <sub>IH</sub>	Input High Current			V <sub>IH</sub> = 2.4V	LSIT	- 5	G .	20	μΑ
IIN BOADTA	Input Current	DO/RI, DO/RI	V <sub>CC</sub> = 0V or 5.25V	V <sub>IN</sub> = 12V		econd.		+1.0	mA
21 - 000001 11	WO	RI, RI	$\overline{RE}/DE$ or $DE = 0V$	$V_{IN} = -7V$	weiV-qo1	×.		-0.8	mA
l <sub>OZD</sub>	TRI-STATE Current DS3697 & DS3698	DO, <del>DO</del>	V <sub>CC</sub> = 0V or 5.25V, E = 0V -7V < V <sub>O</sub> < +12V					±100	μА
V <sub>TH</sub>	Differential Input Thre Voltage for Receiver	shold 1-00V	$-7V \le V_{CM} \le +12$	V NI SUS [ 15 T		-0.2	30 <sup>V</sup>	+0.2	٧
ΔV <sub>TH</sub>	Receiver Input Hyste	resis	V <sub>CM</sub> = 0V	TUO ZUB J OG -	2/1	L	70		mV
V <sub>OH</sub>	Receiver Output High	Voltage 400	$I_{OH} = -400 \mu A$	L 06		2.4	GMD		٧
V <sub>OL</sub>	Output Low Voltage	RO	I <sub>OL</sub> = 16 mA (Note §	5)	ARTHUR DESCRIPTION OF THE PARTY	manufacture.		0.5	٧
	470	TS	I <sub>OL</sub> = 8 mA		well do			0.45	V
lozr	OFF-State (High Impe Output Current at Re		$V_{CC} = Max$ $0.4V \le V_O \le 2.4V$				2	±20	μА
R <sub>IN</sub>	Receiver Input Resist	tance	$-7V \le V_{CM} \le +12$	See NS T		12			kΩ
Icc	Supply Current	ris laments to eanemal sh	No Load	Driver Outputs E	nabled	Note: T	42	60	mA
			(Note 5)	Driver Outputs D	isabled		27	40	mA

I <sub>OSD</sub>	Driver Short-Circuit Output Current	$V_O = -7V$ (Note 5)	1.3			-250	mA
	× ×	V <sub>O</sub> = +12V (Note 5)	Transmin 100V	rôn	Continue.	+250	mA
IOSR	Receiver Short-Circuit Output Current	$V_O = 0V$	20, 3, 5	-15	1127	-85	mA

Note 1: "Absolute Maximum Ratinos" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: All currents into device pins are positive: all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ .

Note 4: Derate linearly at 11.1 mW/°C to 570 mW at 70°C.

Note 5: All limits for which Note 5 is applied must be derated by 10% for DS3695T and DS3696T. Other parameters remain the same for this extended temperature range device (-40°C ≤ T<sub>A</sub> ≤ +85°C).

Switching Characteristics 0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C, 4.75V < V<sub>CC</sub> < 5.25V unless otherwise specified (Notes 3, 6)


#### Receiver Switching Characteristics (Figures 2, 3 and 4)


Symbol	Conditions	Min	Тур	Max	Units
tpLH	$C_L = 15  pF$	15	25	37	ns
t <sub>PHL</sub> 1990so	S1 and S2 Closed	2 15	25	37	ns
t <sub>PLH</sub> -t <sub>PHL</sub>	Ciosed	0	1		ns
tpLZ	C <sub>L</sub> = 15 pF, S2 Open	5	12	16	ns
t <sub>PHZ</sub>	C <sub>L</sub> = 15 pF, S1 Open	seerfed 175 mining bri	Figure 12 years	sar ad ye16 periov to	ni lalinere ns restati
t <sub>PZL</sub>	C <sub>L</sub> = 15 pF, S2 Open	7	15	20	ns
t <sub>PZH</sub>	C <sub>L</sub> = 15 pF, S1 Open	7	15	20	ns

#### **Driver Switching Characteristics**

Symbol	Conditions	Min	Тур	Max	Units
NGLE ENDED CHARACTER	ISTICS (Figures 5, 6 and 7)		-5 13	akciri da karana	AMORT SIGN
tpLH	$R_{LDIFF} = 60\Omega$	9	15	22	ns
t <sub>PHL</sub> VEC	$C_{L1} = C_{L2} = 100  pF$	9	15	22	ns
tskew tplh-tphl			2 10	8	ns
t <sub>PLZ</sub>	C <sub>L</sub> = 15 pF, S2 Open	7	15	30	ns
t <sub>PHZ</sub>	C <sub>L</sub> = 15 pF, S1 Open	7	15	30	ns
t <sub>PZL</sub>	C <sub>L</sub> = 100 pF, S2 Open	30	35	50	ns ns
t <sub>PZH</sub>	C <sub>L</sub> = 100 pF, S1 Open	30	35	50	ns
FFERENTIAL CHARACTERI	STICS (Figures 5 and 8)				
t <sub>r</sub> , t <sub>f</sub>	$R_{LDIFF} = 60\Omega$ $C_{L1} = C_{L2} = 100 \text{ pF}$	6	10	18	ns

Note 6: Switching Characteristics apply for DS3695, DS3695T, DS3696, DS3696T, DS3697 only.





#### **Function Tables**

#### DS3695/DS3696 Transmitting

AC Test Circuits and Switching Waveforms (Continued)

-	Inputs		Thermal	Outputs		
RE T	DE	DI	Shutdown	DO	DO	TS* (DS3696 Only)
X	1	1	OFF	0	1	H St.
X	1	0	OFF	11	0	H (30MAT
X	0	X	OFF	Z	Z	Н
X	1	X	ON	Z	Z Z STA ET	arwise specified the switch

#### DS3695/DS3696 Receiving


	Inputs	A an	Outputs			
RE	DE	RI-RI	RO	TS* (DS3696 Only)		
1/2 Ve 0	0	≥ +0.2V	1	N HILL		
0	0	≥ +0.2V ≤ -0.2V	0	H		
1	0	X	Z	H		

#### Note: lar is and take are measured to the respective 50% points. In all the page 150%

	Inputs	Thermal	Outputs				
E	RI-RI	Shutdown	DO	DO	RO (DS3697 Only)	TS* (DS3698 Only)	
1	≥ +0.2V	OFF	0	1	101	H	
1	≤ -0.2V	OFF	1	0	. 0	H	
0	X	OFF	Z	Z	Z	Н	
1	≥ +0.2V	ON	Z	Z	ı	L	
1	≤ -0.2V	ON	Z	Z	0	Essentiaces.	

X—Don't care condition Z—High impedance state

### **Typical Application**





TL/F/10408-11


Note: Repeater control logic not shown, see AN-702.


<sup>\*</sup>TS is an "open collector" output with an on-chip 10 kΩ pull-up resistor that reports the occurrence of a thermal shutdown of the device.


#### Typical Performance Characteristics | solitainstoansid eansmothed laciquit































TL/H/10408-16







10

20 30 40 50

TA-TEMPERATURE-°C

60

4.85 4.95 5.05 5.15

V<sub>CC</sub>-POWER SUPPLY VOLTAGE-V


TL/H/10408-18

4.75 4.85

4.95 5.05

V<sub>CC</sub>-POWER SUPPLY VOLTAGE-V

5.15



Order Number DS3895AM, DS3895ATM or DS5696AM

## DS3695A/DS3695AT/DS3696A Multipoint RS485/RS422 Transceivers

#### **General Description**

The DS3695A and DS3696A are high speed differential TRI-STATE® bus/line transceivers designed to meet the requirements of EIA standard RS485 with extended common mode range (+12V to -7V), for multipoint data transmission. In addition they are compatible with requirements of RS-422

The driver and receiver outputs feature TRI-STATE capability. The driver outputs remain in TRI-STATE over the entire common mode range of  $\pm 12V$  to  $\pm 7V$ . Bus faults that cause excessive power dissipation within the device trigger a thermal shutdown circuit, which forces the driver outputs into the high impedance state. The DS3696A provides an output pin (TS) which reports the thermal shutdown of the device. TS is an "open collector" pin with an internal 10 k $\Omega$  pull-up resistor. This allows the TS outputs of several devices to be wire OR-ed.

Both AC and DC specifications are guaranteed over the 0°C to 70°C temperature and 4.75V to 5.25V supply voltage

#### **Features**

Meets EIA standard RS485 for multipoint bus transmission and is compatible with RS-422


Typical Performance Characteristics (Continued)

Input Current


- 10 ns driver propagation delays (typical)
- Single +5V supply
- -7V to +12V bus common mode range permits ±7V ground difference between devices on the bus
- Thermal shutdown protection
- High impedance to bus with driver in TRI-STATE or with power off, over the entire common mode range allows the unused devices on the bus to be powered down
- Combined impedance of a driver output and receiver input is less than one RS485 unit load, allowing up to 32 transceivers on the bus
- 70 mV typical receiver hysteresis
- Available in SOIC packaging

#### **Connection and Logic Diagram**

Molded Package, Small Outline (M)



· TL/F/5272-1



TL/F/5272-2

Note: TS was LF (Line Fault) on previous datasheets, TS goes low upon thermal shutdown.

Order Number DS3695AM, DS3695ATM or DS3696AM See NS Package Number M08A

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office/Distributors for availability an	d specifications.
Supply Voltage, V <sub>CC</sub>	7V
Control Input Voltages	7V
Driver Input Voltage	7V
Driver Output Voltages	+15V/-10V
Receiver Input Voltages	+15V/-10V
Receiver Output Voltage	5.5V
Continuous Power Dissipation @ 25°C	

Continuous Power Dissipation @ 25°C M Package 630 mW (Note 4)
Storage Temp. Range -65°C to +150°C

Lead Temp. (Soldering 4 seconds)

# Recommended Operating isolated State Conditions

Min	Max	Units
4.75	5.25	V
-7	+12	V
0-10	+70	°C
-40	+85	°C
0	+70	°C
	4.75 -7	4.75 5.25 -7 +12 0 +70 -40 +85

#### **Electrical Characteristics** $0^{\circ}C \le T_A \le 70^{\circ}C$ , $4.75V < V_{CC} < 5.25V$ unless otherwise specified (Notes 2 & 3)

Symbol	Parame	ter	Conditions			Тур	Max	Units
V <sub>OD1</sub>	Differential Driver Out Voltage (Unloaded)	tput	$I_0 = 0$ (Figures 1, 2 and 3)	ing Characteristics	ritch	r Sv	5	of.
V <sub>OD2</sub>	Differential Driver Out	tput qyT	Min	$R = 50\Omega$ ; (RS-422) (Note 5)	2	lod	Sym	٧
ลก	Voltage (with Load)		15	$R = 27\Omega$ ; (RS-485)	1.5			V
ΔV <sub>OD</sub>	Change in Magnitude	of Driver	15	ST and SZ Closed				JHE
en	Differential Output Vo		0				0.2	1- Vq
ns	Complementary Outp		8	Ct = 15 pF, \$2 Open				2.10
V <sub>OC</sub> an	Driver Common Mode	Output Voltage	a	$R = 27\Omega_{QO}$ is $Aqar = 10$			3.0	V
ΔIVOC	Change in Magnitude		7	Ct = 15 pF, S2 Open				JZ9
ns	Common Mode Outpo		7	Ct = 15 pF, 81 Open			0.2	N N
V <sub>IH</sub>	Input High Voltage			Characteristics	2	diw	ver S	V
V <sub>IL</sub>	Input Low Voltage	Typ	DI, DE, iliki			lnel	0.8	V
V <sub>CL</sub>	Input Clamp Voltage		, RE/DE	$I_{\text{IN}} = -18  \text{mA}$	STOAS	AHO	-1.5	V
I <sub>IL</sub> an	Input Low Current	15		V <sub>IL</sub> = 0.4V			-200	μΑ
Ін вп	Input High Current	15		V <sub>IH</sub> = 2.4V <sup>O1</sup> = 2.0 = 1.0			20	μΑ
I <sub>IN</sub> an	Input Current	DO/RI, DO/RI	V <sub>CC</sub> = 0V or 5.25V	V <sub>IN</sub> = 12V		L.	+1.0	mA
ខក		RI, RI	DE or $R\overline{E}/DE = 0V$	V <sub>IN</sub> = 45 pF, 82 V7 = 30			-0.8	mA
V <sub>TH</sub> En	Differential Input Thre	eshold	$-7V \le V_{CM} \le +12$	G_ = 15 pF, \$1 Open V	0.0		100	V
en	Voltage for Receiver	36	30	C <sub>L</sub> = 100 pF, S2 Open	-0.2		+0.2	JZS
$\Delta V_{TH}$	Receiver Input Hyster	resis 35	V <sub>CM</sub> = 0V	C <sub>L</sub> = 100 pF, S1 Open		70		mV
V <sub>OH</sub>	Receiver Output High	Voltage	$I_{OH} = -400 \mu A$	CHARACTERISTICS (Figure ?	2.4	swit	ENTIAL	V
Vol an	Output Low Voltage	RO of	I <sub>OL</sub> = 16 mA (Note 5				0.5	V
		TS	I <sub>OL</sub> = 8 mA				0.45	V
lozr	OFF-State (High Impe	and the same of th	$V_{CC} = Max$ $0.4V \le V_O \le 2.4V$				±20	μΑ
RIN	Receiver Input Resist	ance	$-7V \le V_{CM} \le +12$	V	12			kΩ
Icc	Supply Current		No Load	Driver Outputs Enabled		42	60	mA
			(Note 5)	Driver Outputs Disabled		27	40	mA

#### Electrical Characteristics ammode (Folos) agnited mumber of studies of the studie

 $0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 70^{\circ}\text{C}, 4.75\text{V} \le \text{V}_{\text{CC}} \le 5.25\text{V}$  unless otherwise specified (Notes 2 & 3) (Continued) of the specified (Notes 2

Symbol	X6M Parameter	Conditions	Min	Тур	Max	Units
losp	Driver Short-Circuit	V <sub>O</sub> = -7V (Note 5)		- Vac	-250	mA
V	Output Current	V <sub>O</sub> = +12V (Note 5)		egafio	+250	mA
IOSR	Receiver Short-Circuit (AA88823) Islo Output Current (MTA88823)	7V V0 ≡ 0V + 15V/−10V industria	-15	itage (oltages	-85	mA

Note 1: "Absolute maximum ratings" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for  $V_{CC}=5V$  and  $T_A=25^{\circ}C$ .

Note 4: Derate linearly at 6.5 mW/°C to 337 mW at 70°C.

Note 5: All limits for which Note 5 is applied must be derated by 10% for DS3695AT. Other parameters remain the same for this extended temperature range device  $(-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C})$ .

# Switching Characteristics

 $^{\circ}$  0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C, 4.75V < V<sub>CC</sub> < 5.25V unless otherwise specified (Note 3)

#### Receiver Switching Characteristics (Figures 1, 2 and 3)

٧	Symbol	2	(2 eloV) (2 Conditions = A	Min	Typ fug	uO ne Max sitre	Diffe	Units:::V		
tpLH		1.6	C <sub>L</sub> = 15 pE <sub>4</sub> 2R) ;072 = R	15	28	(bso-42 w) sp	Volta	ns		
t <sub>PHL</sub>			S1 and S2  Closed	15	28 mg to	abusing 42 I ni ap	Char	ns		
tpLH-t	PHE		Closed	0	itage Fi8	ential Output Vo		ns		
tpLZ			C <sub>L</sub> = 15 pF, S2 Open	5	29	puO v <sub>135</sub> emelo	Com	ns		
t <sub>PHZ</sub>	3.0		C <sub>L</sub> = 15 pF, S1 Open	5	epailo112 quuO	r Comapn Mode	Drive	ns ooV		
t <sub>PZL</sub>			C <sub>L</sub> = 15 pF, S2 Open	7	15virQ to	ebuting284 ni eg	Char	ns⊙V∆		
t <sub>PZH</sub>	0.2		C <sub>L</sub> = 15 pF, S1 Open	7	15 <sup>83 OV 11</sup>	gluO e <sub>20</sub> M nom	Com	ns		


#### **Driver Switching Characteristics**

	Symbol	Conditions		Min ad .10	Тур	Max	Light	Units IIV
SINGL	E ENDED CHARA	CTERISTICS (Figures 4, 5 and 6)		30\3A,	3A	Clamp Voltage	indul	YoV
tpLH	-200	$R_{LDIFF} = 60\Omega$ VA.0 = JIV		9	15	100 22 WO.J	ugni	ns
tpHL	00	$C_{L1} = C_{L2} = 100 \text{ pF}$		9	15	High (sgrent	ugnl	ns H
tskew	tpLH-tpHL	V V <sub>IN</sub> = 12V	8.25V	10 V0 0= 00 V or	IF\00 2F\00	Curren8	Input	ns M
tpLZ	8.0-	C <sub>L</sub> = 15 pF, S2 Open = MV	10 =	30\35'10 30	15 F JF	30		ns
t <sub>PHZ</sub>		C <sub>L</sub> = 15 pF, S1 Open	14- 2	-7V \ \ \ VCM	15 bloria	entil fur30 latter	Diffe	ns HTV
t <sub>PZL</sub>	5.01	C <sub>L</sub> = 100 pF, S2 Open		30	35	ge for 08 ceiver	Holis	ns
t <sub>PZH</sub>	70	C <sub>L</sub> = 100 pF, S1 Open		V030 MOV	35 elee	iver In 05, Hyster	Rece	ns, TVA
DIFFE	BENTIAL SWITCH	ING CHARACTERISTICS (Figure 7)	Α.,	00A = ust	anotto.V	drille brette Charles	ione!	

#### DIFFERENTIAL SWITCHING CHARACTERISTICS (Figure /)


 $R_{LDIFF} = 60\Omega$ 

110		10		$C_{L1} = C_{L2} = 100  pF$				
		81	Am 8 = 101				09.0	- V
	OFF-State (High Impo Output Current at Rec		$V_{CC} = Max$ $0.4V \le V_O \le 2.4V$	,			±20	
			$-7V \le V_{CM} \le +$		12			
			No Load	Driver Outputs Enabled		4.2	00 -	
				Driver Outputs Disabled		27		



AC Test Circuits and Switching Waveforms // principles and Switching w

FIGURE 1. Receiver Propagation Delay Test Circuit



Note: Differential input voltage may be realized by grounding  $\overline{\text{RI}}$  and pulsing  $\overline{\text{RI}}$  between +2.5V and -2.5V

FIGURE 2. Receiver Input-to-Output Propagation Delay Timing




FIGURE 3. Receiver Enable/Disable Propagation Delay Timing

FIGURE 7, Driver Differential Transition Timing





FIGURE 4. Driver Propagation Delay Test Circuits



Note: t<sub>PLH</sub> and t<sub>PHL</sub> are measured to the respective 50% points. t<sub>SKEW</sub> is the difference between propagation delays of the complementary outputs.

FIGURE 5. Driver Input-to-Output Propagation Delay Timing (Single-Ended)




FIGURE 6. Driver Enable/Disable Propagation Delay Timing




FIGURE 7. Driver Differential Transition Timing

#### **Function Tables**

#### DS3695A/DS3696A Transmitting

	Inputs		Line	Outputs					
RE DE DI		Condition	DO DO		TS* (DS3696A Only				
Х	101	seel	No Fault	0	1191	TICL ASSESS DIT			
X	1	0	No Fault	1	0	Н			
enex ni	pesr0aq	neo X978	DS16XeVDS3	Z	Z	Holiains			
X	S96F172	A X Bu	Fault	Z .	Z	COS Differs Line Tree			

#### DS3695A/DS3696A Receiving

		Acc. Inpu	uts Aleete FIA 485 a St	Output		
	REanol sollide (S)		MeetIR-IRI-1 (5 M)	RO	TS* (DS3696A Only)	
	o nois	int tronsmis	≥+0.2V	-initn yd al	gher speeds aHd lower ourren	
i ii	no pio pino	ui a Oudau	≤-0.2V	98.03880	mes. Thus, the D\$16F95 and	
	0	0	Inputs Open**	ก้อยเลโกเด	r, and featureµn extended to	
	.1	no seion	M Thermax shurdown b	Z	proved specifiqations.	

X — Don't care condition aviagon eanabagmi rigiH M

Z — High impedance state

Fault — Improper line conditions causing excessive power dissipation in the driver, such as shorts or bus contention situations


\* TS is an "open collector" output with an on-chip 10 kΩ pull-up resistor.

■ Qualified for MIL-STD 883C

DS96F175 quad differential line receivers.

\*\* This is a fail safe condition

# Typical Application (2) applies of Visibility Disbrief &



Output	Enable	Differential Inputs
OR		A-B
H	. ]	Vs.0 ≤ ciV
J	J.	
2 .		

## DS16F95, DS36F95 EIA-485/EIA-422A Differential Bus Transceiver

#### **General Description**

The DS16F95/DS36F95 Differential Bus Transceiver is a monolithic integrated circuit designed for bidirectional data communication on balanced multipoint bus transmission lines. The transceiver meets both EIA-485 and EIA-422A standards.

The DS16F95/DS36F95 offers improved performance due to the use of L-FAST bipolar technology. The L-FAST technology allows for higher speeds and lower currents by minimizing gate delay times. Thus, the DS16F95 and DS36F95 consume less power, and feature an extended temperature range as well as improved specifications.

The DS16F95/DS36F95 combines a TRI-STATE® differential line driver and a differential input line receiver, both of which operate from a single 5.0V power supply. The driver and receiver have an active Enable that can be externally connected to function as a direction control. The driver differential outputs and the receiver differential inputs are internally connected to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or when V<sub>CC</sub> = 0V. These ports feature wide positive and negative common mode voltage ranges, making the device suitable for multipoint applications in noisy environments.


The driver is designed to accommodate loads of up to 60 mA of sink or source current and features positive and negative current limiting in addition to thermal shutdown for protection from line fault conditions.

The DS16F95/DS36F95 can be used in transmission line applications employing the DS96F172 and the DS96F174 quad differential line drivers and the DS96F173 and DS96F175 quad differential line receivers.

#### **Features**

- Meets EIA-485 and EIA-422A
- Meets SCSI-1 (5 MHZ) specifications
- Designed for multipoint transmission
- Wide positive and negative input/output bus voltage ranges
- Thermal shutdown protection
- Driver positive and negative current-limiting
- High impedance receiver input
- Receiver input hysteresis of 50 mV typical
- Operates from single 5.0V supply
- Reduced power consumption
- Pin compatible with DS3695 and SN75176A
- Military temperature range available
- Qualified for MIL-STD 883C
- Standard Military Drawings (SMD) available
- Available in DIP (J), LCC (E), and Flatpak (W) packages

#### **Logic Diagram**



TL/F/9629-20

#### **Function Tables**

Jours	Driver		
Driver Input /	Enable	Out	puts
DI	DE	Α	В
H WESSESON	H	Н	L
L	H TOTAL	nda trus almat la	Н
X	L	Z	Z

#### Receiver

Differential Inputs	Enable	Output
A-B	RE	RO
$V_{\text{ID}} \geq 0.2V$	L	Н
$V_{\text{ID}} \leq -0.2V$	L	L
X	Н	- Z

H = High Level

L = Low Level

X = Immaterial

Z = High Impedance (Off)

#### COMMERCIAL

Specificat		ne 883 ve	rsion of t	gs (Note 1) this product are s.	Recommended Operating Conditions	32144	Max	Units
Lead Tem	emperature perature (So Package Po	oldering, 60	sec.)	-65°C to +175°C 300°C 25°C	Supply Voltage (V <sub>CC</sub> )	5.0	5.25 5.50	Ord V
'J' Pack Supply Vo	age ar	12		1300 mW S = 7.0V	Voltage at Any Bus Terminal (Separately or Common Mode)			HJq1
200	age (Bus Ter out Voltage	rminal)	0.8	+15V/-10V 5.5V	(V <sub>I</sub> or V <sub>CM</sub> ) -7.0 Differential Input Voltage (V <sub>ID</sub> )		+12 ±12	V
*Derate 'J' p	ackage 8.7 mV	V/°C above 2	5°C.	= 110Ω, Figure 5	Output Current HIGH (I <sub>OH</sub> )	Outp		
		25			Driver level would comit eldand tue		-60 -400	mA μA
					Output Current LOW (IOL)	Outp		ZH2
				= 110Ω, Figure 6	Driver leve I wo I most smill stated to		60	mA
				ad per Figure 5 ning per Figure 6	Receiver Operating Temperature (T <sub>A</sub> ) DS36F95 0	+ 25	16 +70	mA °C
		1.0			JR DS16F95 Jught/O of jugi 55		+125	°C

## **Driver Electrical Characteristics**

Symbol	Parameter		manus 70 linus	Con	ditions		Min	Тур	Max	Units
VIH	Input Voltage HIGH		Car A Ca	1	1100		2.0	11111	11001	V
VIL	Input Voltage LOW		All P.O		0.1477 - 04		lace	n Jahrie R	0.8	V
V <sub>OH</sub>	Output Voltage HIGH		$I_{OH} = -55  \text{mA}$	0 -	0°C to +70°C		3.0	ol toitage	asici .	V
VOL	Output Voltage LOW		$I_{OL} = 55 \text{ mA}$		0°C to +70°C	(8 etc	(/i) enst	eV blorie	2.0	V
VIC	Input Clamp Voltage		$I_{\rm I}=-18~{\rm mA}$		VO = MOV		(7 ato	(1) eigona	-1.3	V_V_
V <sub>OD1</sub>	Differential Output Voltage	ge	$I_O = 0 \text{ mA}$			HEN	pnolini	turnet ele	6.0	V
V <sub>OD2</sub>	Differential Output Voltage		$R_L = 100\Omega$ , Figur	re 1		35773	2.0	2.25	n.e-78	V
	0.0		$R_L = 54\Omega$ , Figure	1		-	1.5	2.0	100112	
ΔIVOD	Change in Magnitude of		$R_L = 54\Omega$ or 100	Ω,	-40°C to +12	5°C	A chursio	JUGHT BIO	±0.2	011
V	Differential Output Voltage (Note 4)	ge	Figure 1	,A	-55°C to +12	5°C	HOIH 9	shov tu	±0.4	Vol
Voc	Common Mode Output Voltage (Note 5)	0,0	Am 0.8 = JO	17.	Figure 2 V <sub>10</sub> = -200 m		WO Le	siloV tue	3.0	V
ΔIVOCI	Change in Magnitude of Common Mode Output Voltage (Note 4)		Amat = Jol		Figure 2 $V_0 = 0.4V \text{ to } 0.000 \text{ for } 0.000 $			Impedae	±0.2	V 20
lo <sub>Am</sub> _	Output Current (Note 8)		Output Disabled	VO	$V_0 = +12V$	(8 et	rent (No	Input Cu	1.0	mA
	(Includes Receiver I <sub>I</sub> )		$V_1 = -7.0V$		$V_0 = -7.0V$				-0.8	IIIA
I <sub>IH.</sub>	Input Current HIGH	A1-111	$V_1 = 2.4V$		Vr.s = 2.7V	HOI	Surrent	tuani ela	20	μΑ
III	Input Current LOW		$V_I = 0.4V$		VI.0 = 1N			tunci alc	-50	μΑ
los	Short Circuit Output		$V_0 = -7.0V$				0.00	etaloo Cl t	-250	
Am	Current (Note 9)		$V_O = 0V$	-	(0 atal#)	- Armenia	C Sunface	Manager Co. p.	-150	mA
		V8.0	$V_O = V_{CC}$		(6 0,001)	morn	O surgius	1001101	150	
	88	V8.0	$V_0 = +12V$		Inguits Onen		/(e)	ory currer at Packar	250	30
Icc	Supply Current (Total Package)	VS =	No Load, All Inputs Open		DE = 2V, RE = Outputs Enable				28	mA
Iccx			Signal Bugue		DE = 0.8V, RE				25	1111/

#### COMMERCIAL

Driver Switching Characteristics V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C

Symbol	Parameter Parameter	Conditions	Min	Тур	Max	Units
t <sub>DD</sub>	Differential Output Delay Time	$R_L = 60\Omega$ , Figure 3	8.0	15 <sup>088</sup>	20	ns
t <sub>TD</sub> oa,a	Differential Output Transition Time	1 3.00E 1 5ea	8.0	15	22	ns
t <sub>PLH</sub>	Propagation Delay Time, 2013 1997 Low-to-High Level Output	$R_L = 27\Omega$ , Figure 4	6.0	12	16 egs	"J" Packs an Supply Voll
tPHL ST±	Propagation Delay Time, High-to-Low Level Output		6.0	(lenim 12	ge (Bus Ter 16 ut Voltage	stloV tuan s and slown
t <sub>ZH</sub>	Output Enable Time to High Level	$R_L = 110\Omega$ , Figure 5	.076	25	32	ns Termoo
tzL 00-	Output Enable Time to Low Level	$R_L = 110\Omega$ , Figure 6		25	32	ns
t <sub>HZ</sub>	Output Disable Time from High Level	$R_L = 110\Omega$ , Figure 5		20	25	ns
tLZ 00	Output Disable Time from Low Level	$R_L = 110\Omega$ , Figure 6		20	25	ns
tLZL	Output Disable Time from Low Level with Load Resistor to GND	Load per Figure 5 Timing per Figure 6		300		ns
tskew	Driver Output to Output	$R_L = 60\Omega$		1.0	4.0	ns

#### **Receiver Electrical Characteristics**

Over recommended supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Col	nditions	Min	Тур	Max	Units
VTH	Differential Input High Threshold Voltage	$V_0 = 2.7V, I_0 = -$	0.4 mA	WO.1 s	t Voltag	0.2	V <sub>I</sub>
VTL	Differential Input Low Threshold Voltage (Note 6)	$V_{O} = 0.5V, I_{O} = 8.$	OM = -55 mA	-0.2 WO_ep	iut Volta iut Volta		R/ HO/
$V_{T+}^{\vee} - V_{T-}^{\otimes}$	Hysteresis (Note 7)	V <sub>CM</sub> = 0V	Am 81 - = (I	35	50	ugn!	mV
VIH	Enable Input Voltage HIGH		Am 0 = ol sgs	2.0	rential o	Diffici	Indo
V <sub>IL</sub> V	Enable Input Voltage LOW	1,61	age M <sub>L</sub> = 100st, Figur	IOA INGINE	) leanes	0.8	ISC <sub>V</sub>
Vic	Enable Input Clamp Voltage	$I_{\rm J}=-18{\rm mA}$	H <sub>L</sub> = D413, rigur	and the second	A of one	-1.3	V
V <sub>OH</sub>	Output Voltage HIGH	$V_{ID} = 200 \text{ mV},$ $I_{OH} = -400 \mu\text{A},$	0°C to +70°C	0 / 2.8 mg	rential (		V
		Figure 2	-55°C to +125°C	2.5	M nom	Con	201
V <sub>OL</sub>	Output Voltage LOW	$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> = 8.0 mA	(8.6)	ige (No	0.45	45 V
V	0.4	Figure 2	I <sub>OL</sub> = 16 mA	agnitude	nge in M	0.50	looVIA
loz	High Impedance State Output	$V_{O} = 0.4V \text{ to } 2.4V$		(A e)	age (Not	10±20	μΑ
I <sub>I Am</sub>	Line Input Current (Note 8)	Other Input = 0V	V <sub>I</sub> = + 12V	ent (Note		JuC1.0	mA
. 8	.0-	$V_{O} = -7.0V$	$V_{I} = -7.0V$	cerver (j)	udes He	0.8	1117
IH <sup>AA</sup>	Enable Input Current HIGH	$V_{IH} = 2.7V$	$V_1 = 2.4V$	HOH	Current	20	μΑ
IIL <sup>Au</sup>	Enable Input Current LOW	$V_{IL} = 0.4V$	$V_1 = 0.4V$	WOJI	t Curren	50	μΑ
RI	Input Resistance		V0.7- = 0V	14	18	22	kΩ
los	Short Circuit Output Current	(Note 9)	V0 = 0V	-15		-85	mA
Icc	Supply Current (Total Package)	No Load, All Inputs Open	DE = 2V, RE = 0.8V Outputs Enabled			28	mA
I <sub>CCX</sub>	82 V8.0 =			1 1	oly Culm al Packa		1100

	ē	8		
Ľ	á	þ		
	E	i	1	
	۹	p		

Symbol		Parameter	Conditions	Min	Тур	Max	Units
t <sub>PL</sub> H	5,50	Propagation Delay Time, Low-to-High Level Output	$V_{ID} = 0V \text{ to } +3.0V$ $C_L = 15 \text{ pF}, Figure 7$	14	19	24	ns
t <sub>PHL</sub>	+12	Propagation Delay Time, High-to-Low Level Output	-85°C to +175°C 300°C	(.14- 0)	19	24	ns ns
tzH	±12	Output Enable Time to High Level	C <sub>L</sub> = 15 pF, Figure 8	O'68 N	10	16	ns
t <sub>ZL</sub>		Output Enable Time to Low Level	7800 mW		12 0	18	ns
tHZ	00-	Output Disable Time from High Level	C <sub>L</sub> = 5.0 pF, Figure 8		12	20	ns
t <sub>LZ</sub>	UUA	Output Disable Time from Low Level	V0.5 V01-1Vd1+		12	18	ns
tpLH-	tpHL	Pulse Width Distortion (SKEW)	Figure 7		1.0	4.0	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS16F95 and across the 0°C to  $+70^{\circ}$ C range for the DS36F95. All typicals are given for  $V_{CC}=5V$  and  $T_{A}=25^{\circ}$ C.

Note 3: All currents into the device pins are positive; all currents out of the device pins are negative, All voltages are referenced to ground unless otherwise specified.

Note 4: Δ|V<sub>OD</sub>| and Δ|V<sub>OC</sub>| are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.

Note 5: In TIA/EIA-422A and TIA/EIA-485 Standards, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage, V<sub>OS</sub>.

Note 6: The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.

Note 7: Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T</sub>+, and the negative-going input threshold voltage, V<sub>T</sub>-.

Note 8: Refer to TIA/EIA-485 Standard for exact conditions.

Note 9: Only one output at a time should be shorted.

				8.1-	
	ackage Number J08A) = MV Am 0 = OF	er: DS16F95J, NS I	nber:	er Nun	Ord
	ackage Number J08A				
		.1			
Change in Magnitude of Oifferential Output Voltage (Nore 4)					٧
					٧
Change in Magnitude of . Common Mode Output Voltage (Note 4)	V <sub>CC</sub> = 4.5V, R <sub>L</sub> = 54Ω or 100Ω				
				1.0	
	$V_1 = 2.4V$				
Input Current LOW					
	$V_O = +12V_s V_{IN} = 0V \text{ or } 3V$				
Supply Current					

#### MIL-STD 883C

#### **Absolute Maximum Ratings** (Note 1)

The 883 specifications are written to reflect the Ref Electrical Test Specifications (RETS) established by National Semiconductor for this product. For a copy of the RETS please contact your local National Semiconductor sales office or distributor.

tor sales office or distributor.	= 15 pF, Figure 7
Storage Temperature Range	-65°C to +175°C
Lead Temperature (Soldering, 60 sec.)	300°C
Maximum Power Dissipation* at 25°C Ceramic 'E' Package Ceramic 'J' Package Ceramic 'W' Package Supply Voltage Input Voltage (Bus Terminal) Enable Input Voltage	1800 mW 1300 mW TBD 7.0V +15V/-10V 5.5V
*Above T <sub>A</sub> = 25°C, derate E package, J package	8.7 mW/°C, W package

# Recommended Operating Conditions

Min Parameter	Max	Units
Supply Voltage (V <sub>CC</sub> ) value notified 4.50	5.50	$V^{\rm ql}$
Voltage at Any Bus Terminal (Separately or Common Mode) (V <sub>I</sub> or V <sub>CM</sub> ) -7.0	+12	Net V
Differential Input of emiT elden B tugluO Voltage (V <sub>ID</sub> )	±12	V <sub>IZ1</sub>
Output Current HIGH (I <sub>OH</sub> )		
Output Disable Time from High Last	-60 -400	mA μA
Output Current LOW (I <sub>OL</sub> )  Driver	60	mA
Receiver	16	mA

#### Driver Electrical Characteristics as and solved and to the device, all currents are positive, all currents are solved and the device pine are positive, and control of the device pine are positive, and control of the device pine are positive.

Over recommended supply voltage and operating temperature ranges, unless otherwise specified (Notes 2 & 3)

Symbol	illo tuquo bParameter of toegen	Standards, Voc. whi <b>enolitionO</b> e of the two output voltages with	SMARIA T Mins	Max	Units
V <sub>IH</sub>	Input Voltage HIGH	VCC = 5.5V	2.0	olandania ari	V
V <sub>IL</sub>	Input Voltage LOW	$V_{CC} = 5.5V$	levels only.	0.8	enrii Vis
V <sub>OH</sub>	Output Voltage HIGH	$I_{OH} = -20 \text{ mA}, V_{CC} = 4.5 \text{V}$	3.0	Tysterests is	V
V <sub>OL</sub>	Output Voltage LOW		Muarie enid a la lu	tuo 2.0 yin0	:0 eVit
V <sub>IC</sub>	Input Clamp Voltage	$I_{I} = -18 \text{ mA}$		-1.3	V
V <sub>OD1</sub>	Differential Output Voltage	$I_{O} = 0$ mA, $V_{IN} = 0.8$ V or 2V, $V_{CC} = 5.5$ V	iber: psier	6.0	V
V <sub>OD2</sub>	Differential Output Voltage	$R_L = 100\Omega$ , $V_{CC} = 4.5V$ , Figure 1	2.0		V
		$R_L = 54\Omega$ , $V_{CC} = 4.5V$ , Figure 1	1.5		٧
Δ V <sub>OD</sub>	Change in Magnitude of Differential Output Voltage (Note 4)	$R_L = 54\Omega$ or 100 $\Omega$ , Figure 1, $V_{CC} = 4.5V$		±0.2	٧
V <sub>OD3</sub>	Differential Output Voltage	$V_{CM} = -7V \text{ to } + 12V$	1.0		V
Voc	Common Mode Output Voltage (Note 5)	$R_L = 54\Omega$ or $100\Omega$		3.0	V
Δ V <sub>OC</sub>	Change in Magnitude of Common Mode Output Voltage (Note 4)	$V_{CC}=4.5V,$ $R_{L}=54\Omega$ or $100\Omega$		±0.2	V
lo	Output Current (Note 8)	Output Disabled V <sub>O</sub> = +	-12V	1.0	mA
	(Includes Receiver I <sub>I</sub> )	$V_{CC} = 0V \text{ or } 5.5V$ $V_{O} = -$	-7.0V	-0.8	ША
I <sub>IH</sub>	Input Current HIGH	V <sub>I</sub> = 2.4V		20	μΑ
I <sub>IL</sub>	Input Current LOW	$V_I = 0.4V$		-50	μΑ
los	Short Circuit Output	$V_{O} = -7.0V$ , $V_{IN} = 0V$ or $3V$		-250	
	Current (Note 9)	$V_O = 0V$ , $V_{IN} = 0V$ or $3V$		-150	m A
		$V_O = V_{CC}$ , $V_{IN} = 0V$ or $3V$		150	mA
		$V_{O} = +12V, V_{IN} = 0V \text{ or } 3V$		250	
Icc	Supply Current	No Load, DE = 2V, RE = 0.8V, Inputs Open		28	mA
Iccx	(Total Package)	No Load, DE = 0.8V, RE = 2V, Inputs Open		25	111/4

#### MIL-STD 883C

## Driver Switching Characteristics v<sub>CC</sub> = 5.0V acital stocked on information and several control of the control

Symbol	Parameter New Year	qyT	Conditions	Min	Тур	T <sub>A</sub> = 25°C Max	T <sub>A</sub> = 125°C Max	T <sub>A</sub> = -55°C Max	Units
t <sub>DD</sub>	Differential Output Delay Time	RL	$=60\Omega$ , Figure 3	8.0	15	25	miT 30 d no	spaq 30	ns
t <sub>TD</sub>	Differential Output Transition Time	\$1	F, Figure 7	8.0	15	25	atuO 130 J rig	1-07-430	ns
tplH	Propagation Delay Time, Low-to-High Level Output	RL	= $27\Omega$ , Figure 4	6.0	12	18	25 NO	Propagat 1-ot-ng25	ns
tpHL en	Propagation Delay Time, High-to-Low Level Output	10	F, Figure 8	6.0	12	leve I dell 18 18 seve I wo.	of emiT elds: 25 of emiT eldsr	25 E tugiu	ns
tzH	Output Enable Time to High Level	RL	= $110\Omega$ , Figure 5	5.0 T	25	eve_35 H m	on 45 aldsa	a jugi 45	ns
tzL	Output Enable Time to Low Level	RL	$= 110\Omega$ , Figure 6	20:0	25	40	50	50	ns
tHZ	Output Disable Time from High Level	RL	$= 110\Omega$ , Figure 5	14)	20	30	40	40	ns
tLZ	Output Disable Time from Low Level	RL	= $110\Omega$ , Figure 6	60 5	20	30	on em <sub>40</sub> eldes	G Jugit 40	ns
tLZL	Output Disable Time from Low Level with Load Resistor to GND		ad per <i>Figure 5</i> ning per <i>Figure 6</i>	7.97	300	SKEW)	(th Distortion (	tp <sub>HL</sub>   Pulse Wir	ns
tskew	Driver Output to Output	RL	= 60Ω	nevoc	1.0	288 6 040	ag 12 day	12	ns

Receiver Electrical Characteristics

Over recommended supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	жчог гаев-«Сс	onditions	Min	Max	Units
V <sub>TH</sub>	Differential Input High Threshold Voltage	$V_{O} = 2.5V, I_{O} = -0.4 \text{ n}$ $V_{CC} = 4.5V, 5.5V$	$A, V_{CM} = -7V, 0V, +12V$		0.2	٧
V <sub>TL</sub>	Differential Input Low Threshold Voltage (Note 6)	$V_{O} = 0.5V$ , $I_{O} = 8.0$ mA, $V_{CM} = -7V$ , $0V$ , $+12V$ , $V_{CC} = 4.5V$ , $5.5V$		-0.2		V
$V_{T+}-V_{T-}$	Hysteresis (Note 7)	$V_{CM} = 0V, V_{CC} = 4.5V, 5.5V$		35		mV
VIH	Enable Input Voltage HIGH			. 2.0		V
V <sub>IL</sub>	Enable Input Voltage LOW				0.8	٧
V <sub>IC</sub>	Enable Input Clamp Voltage	$I_{\rm I} = -18  \rm mA,  V_{\rm CC} = 5.5 V$			-1.3	٧
V <sub>OH</sub>	Output Voltage HIGH	$V_{ID} = 200 \text{ mV},$ $I_{OH} = -400 \mu\text{A},$ Figure 2, $V_{CC} = 4.5 \text{V}$	-55°C to +125°C	2.5		٧
V <sub>OL</sub>	Output Voltage LOW	$V_{ID} = -200 \text{ mV},$	$I_{OL} = 8.0 \text{ mA}$		0.45	V
		Figure 2, $V_{CC} = 4.5V$	I <sub>OL</sub> = 16 mA		0.50	
loz	High Impedance State Output	$V_{O} = 0.4V, 2.4V$			±20	μΑ
II	Line Input Current (Note 8)	Other Input = 0V	$V_I = +12V$		1.0	
		$V_{CC} = 5.5V \text{ or}$ $V_{CC} = 0V$	$V_I = -7.0V$	-0.8		mA
I <sub>IH</sub>	Enable Input Current HIGH	V <sub>IH</sub> = 2.7V			20	μΑ
IIL	Enable Input Current LOW	V <sub>IL</sub> = 0.4V			-50	μΑ
RI	Input Resistance			10		kΩ
los	Short Circuit Output Current	$V_{IN} = 1V, V_{OUT} = 0.0V$	(Note 9)	-15	-85	mA
lcc .	Supply Current (Total Package)	No Load, DE = 2V, RE =	= 0.8V, Inputs Open		28	mA
Iccx		No Load, DE = 0.8V, RE	= 2.0V, Inputs Open		25	IIIA

#### MIL-STD 883C


Priver Switching Characteristics voc = 5.0v soliteristics of principles of the control of the co


Symbol	T <sub>A</sub> = -	Parameter	TA = 25°C	Тур	Cond	ditions	Min	Тур	T <sub>A</sub> = 25°C Max	T <sub>A</sub> = 125°C Max	T <sub>A</sub> = -55°C Max	Units
t <sub>PLH</sub>		ion Delay Time igh Level Outp		10		to +3.0V F, <i>Figure 7</i>	10	19	emiT 27 emiT noit	Output Delay 88 Output Trans	Differential 88 Differential	ns
t <sub>PHL</sub>		ion Delay Time ow Level Outp	90.0	12	0.8	n, Figure 4	10	19	27	n Del 86 Time,	Preparation Low-to-High	ns
t <sub>ZH</sub>	Output Er	nable Time to F	ligh Level	C <sub>L</sub> =	= 15 p	F, Figure 8		10	20	30 60 0	30	ns
t <sub>ZL</sub>	Output Er	nable Time to L	ow Level	21				12	20	w LevosOutpu	0.1-01-30	ns
t <sub>HZ</sub>	Output Di	isable Time fro	m High Level	CL =	5.0 p	F, Figure 8	rr =	12	20 1	H of 30T eld	O 08 ut Ens	ns
	50	50	40	_	= 20.0 e 14)	pF, <i>Figure 8</i>	11 =	12	30 leved dpil-l	U ot emiT eldi	sn3 fuctivo 40	ns
t <sub>LZ</sub>	Output Di	isable Time from	m Low Level	CIL =	= 50 p	F, Figure 8	11	12	20	30 aids	aiG 11 30 O	ns
t <sub>PLH</sub> -t <sub>PHL</sub>	Pulse Wid	dth Distortion (S	SKEW)	Figui	re 7	Figure 5	iso b	1.0	leve 8 mo 1	16	ei(1 to 16 (	ns

Ordering Number: DS16F95J/883, NS Package Number J08A


DS16F95E/883, NS Package Number E20A DS16F95W/883, NS Package Number W10A 1979618410 Inotifice E1 19VI609FI

	Parameter	5962-896150PX	DS16F95J/883 ←→	nber:	Nur	SMC
	Differential Input High Threshold Voltage		✓ DS16F95E/883 ←→			
	Differential Input Low Threshold Voltage (Note 6)	$V_{CO} = 0.5V, I_{CO} = 8.0 \text{ mA}, V_{CM} = -7V, 0V, +12V, \\ V_{CC} = 4.5V, 5.5V$		2.0-		
-TV-+T	Hysteresis (Note 7)	$V_{\rm GM} = 0 V_{\rm s} V_{\rm GC} = 4.5 V_{\rm s} S$		35		
	Enable Input Voltage HIGH					
	Enable Input Voltage LOW					
	Enable Input Clamp Voltage	$h = -18 \text{ mA, V}_{CO} = 5.6 \text{V}$				
	Output Voltage HIGH	$V_{ID} = 200 \text{ mV}_1$ $I_{OH} = -400 \text{ µA}_2$ $Figure 2, V_{CO} = 4.5V$	-55°C to +125°C			V
	Output Voltage LOW		Am 0.8 = 301			
		Figure 2, $V_{DC} = 4.8V$				
	Line Input Current (Note 8)		Vj = +12V		0.1	
		$V_{CC} = 5.5V \text{ gr}$ $V_{CC} = 0V$	$V_{l} = -7.0V$			
		V <sub>H</sub> = 2.7V				
					-60	Au.
				10		for len
		$V_{1N} = 1 V$ , $V_{OUT} = 0.0 V$ (1				
	Supply Current (Total Package)	No Load, DE = 2V, RE =				
			= 2.0V, Inputs Open		25	









#### JULIUNE

## **FAILSAFE Multipoint Transceiver**

#### **General Description**

The DS36276 FAILSAFE Multipoint Transceiver is designed for use on bi-directional differential busses. It is compatible with existing TIA/EIA-485 transceivers, however, it offers an additional feature not supported by standard transceivers.


The FAILSAFE feature guarantees the receiver output to a known state when the Interface is in the following conditions: Floating Line, Idle Line (no active drivers), and Line Fault conditions (open or short). The receiver output is in a HIGH state for the following conditions: OPEN Inputs, Terminated Inputs (50Ω), and SHORTED Inputs.

FAILSAFE is a highly desirable feature when the transceivers are used with Asynchronous Controllers such as UARTs.

#### **Features**

- FAILSAFE receiver, RO = HIGH for:
  - OPEN inputs
  - Terminated inputs
  - SHORTED inputs
- Compatible with popular interface standards:
  - TIA/EIA-485 (RS-485) show fitted to belanimed ad bluoris and
  - TIA/EIA-422-A (RS-422-A) of bluoris entit nism entit to artigue of
  - CCITT Recommendation V.11
- Bi-Directional Transceiver
  - Designed for multipoint transmission and penn of
- Separate driver input, driver enable, receiver enable, and receiver output for maximum flexibility
- Wide bus common mode range
  - -(-7V to + 12V)
- Pin compatible with: DS75176B, DS96176, DS3695 and SN75176A and B
- Available in plastic DIP and SOIC packages

#### Connection and Logic Diagram



TL/F/11383-1

A01W vodmis

Order Number DS36276N or DS36276M See NS Package Number N08E or M08A

#### **Truth Tables**

#### Driver

1-00	Inputs	- 101	Out	puts
RE LEGIDED.		88 DE 83	DO/RI	DO/RI
X	н	BUL 190m	в маскаде ми Н	See N
X	Н	L	L	Н
X	L	X	Z	Z

#### Receiver

	Output		
RE	DE	RI-RI	RO
d Carlmic	ea Lite	≥0V	Н
L	L	$\leq$ -500 mV	L
Н	X	X	Z

#### Receiver FAILSAFE

Inputs			Output		
RE	DE	RI-RI	RO		
Order Number I		SHORTED	Н		
		OPEN	H		
Н	X	X	Z		

For Complete Military 883 Specifications, See RETS Data Sheet

ouppiy voltage (vCC)		bus voitage	-/ T12	٧
Input Voltage (DE, RE, and DI)  Driver Output Voltage/	5.5V	Operating Temp DS36276	perature (T <sub>A</sub> ) H word ladnered C	°C
Receiver Input Voltage Receiver Output Voltage (RO)	-10V to +15V 5.5V		Differential Input Low Tirestroid Voltage (Note 5)	
Maximum Package Power Dissipation N Package (derate 9.3 mW/°C above			Hysteresis (Note 6)	Vнsт
M Package (derate 5.8 mW/°C above		Other Input = 0V	Line Input Current	
Storage Temperature Range Lead Temperature (Soldering 4 sec.)	-65°C to +150°C	DE = V <sub>IH</sub> (Note 7)	$(V_{CC} = 4.75V, 5.25V, 0V)$	
Max Junction Temperature	OR 150°C		Short Circuit Current	
Au 00 1 00 1				

Electrical Characteristics
Over recommended Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Notes 2, 4)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
DRIVER CH	ARACTERISTICS	Amore	101.45.0 - 014		12)	/Flaurs	10,
V <sub>OD</sub>	Differential Output Voltage	I <sub>O</sub> = 0 mA (No Loa	d)	1.5	4.8	6.0	٧
V <sub>oDO</sub>	Output Voltage	I <sub>O</sub> = 0 mA (Output to GND)		0	SOURISION	6.0	٧
V <sub>oDO</sub>	Output Voltage			0	GUIT QUI	6.0	٧
V <sub>T1</sub>	V <sub>T1</sub> Differential Output Voltage (Termination Load)	$R_L = 54\Omega (485)$	(Figure 1)	1.5	2.0	5.0	V
V		$R_L = 100\Omega (422)$	326.25	2.0	2.3	5.0	V
$\Delta V_{T1}$	1 Balance of V <sub>T1</sub>	$R_L = 54\Omega$	(Note 3)	-0.2	0.07	+0.2	V
$ V_{T1}  -  \overline{V_{T1}} $	$R_L = 100\Omega$	V <sub>IL</sub> = 0.4V	-0.2	0.07	+0.2	V	
V <sub>OS</sub> Driver Common Mode Output Voltage	$R_L = 54\Omega$	(Figure 1)	0	2.5	3.0	V	
	$R_L = 100\Omega$		0	2.3	3.0	V	
ΔVOS	ΔV <sub>OS</sub> Balance of V <sub>OS</sub>	$R_L = 54\Omega$	[ DE = 3V, RE = 10, Dt = 0V	-0.2	0.08	+0.2	V
$ V_{OS}  -  \overline{V_{OS}} $	$ V_{OS}  -  \overline{V_{OS}} $	$R_L = 100\Omega$		-0.2	0.08	+0.2	V
losp Driver Short-Circui Output Current	Driver Short-Circuit	$V_0 = +12V$	(Figure 3)		134	290	mA
	Output Current	$V_O = V_{CC}$			140		mA
		$V_O = 0V$			-140		mA
		$V_0 = -7V$			-180	-290	mA

Electrical Characteristics (Continued)

Over recommended Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Notes 2, 4)

Symbol	Paramete	7.0	Conditions			Min	Тур	Max	Units
RECEIVER	CHARACTERISTICS	33v	Sus Voltage,	VT		2-1110001	(00	V) epstic\	Supply
V <sub>TH</sub>	Differential Input Hig Threshold Voltage (		$V_{O} = V_{OH}, I_{O} = -0.4 \text{ mA}$ -7V \le V_{CM} \le +12V			(1	0 bns 39 -0.18 egs:	itage (DE) output Vol	
V <sub>TL</sub>	Differential Input Lo Threshold Voltage (		$V_{O} = V_{OL}, I_{O} = 8.0$ -7V \le V_{CM} \le + 1.		01-	-0.5	90810V 067-0.23	ver Input ir Output \	
V <sub>HST</sub>	Hysteresis (Note 6)		V <sub>CM</sub> = 0V	1168 mW	# 25°C)	ssipsuon V°C abovi	50	m Packag Jisana (dar	mV
I <sub>IN</sub>	Line Input Current		Other Input = 0V	V <sub>1</sub> = + 12	+25°Q	V°C abov	Vm 0.7 ets	sks <b>0.1</b> (dea	mA mA
	$(V_{CC} = 4.75V, 5.25)$	(V, 0V)	DE = V <sub>IH</sub> (Note 7)	$V_1 = -7$	P°88-		-0.5	-0.8	mA
Iosa	Short Circuit Curren	t	V <sub>O</sub> = 0V RO		-5.0	-30	-85	mA	
loz	TRI-STATE® Leaka	ge Current	V <sub>O</sub> = 0.4 to 2.4V		-20		+20	μΑ	
V <sub>OH</sub>	Output High Voltage		$V_{ID} = 0V$ , $I_{OH} = -$	0.4 mA	80	2.5	3.5	mean (	V
	(Figure 12)		V <sub>ID</sub> = OPEN, I <sub>OH</sub> =	= -0.4 mA		2.5	3.5	EM HOTELLINGS	V
VOL	OL Output Low Voltage (Figure 12)		$V_{ID} = -0.5V$ , $I_{OL} = +8 \text{ mA}$			190	0.25	0.6	V
			$V_{ID} = -0.5V$ , $I_{OL} = +16 \text{ mA}$				0.35	0.7	V
RIN	Input Resistance	G.1	(0807 ON) WILL 0 = OI		12	19	emd	kΩ	
DEVICE CH	ARACTERISTICS		(CINED OFFE	IQUIO) AUTO	- 0'		eganov tu	diec	OGoV
VIH	High Level Input Vo	Itage			DE,	2.0	egishov ni	Vcc	V
VIL	Low Level Input Vol	tage	(1. ainfila)	(089) 1190 -	RE,	GND	puction Louis	0.8	V
IH.	High Level Input Cu	rrent	V <sub>IH</sub> = 2.4V	(829) 11001	or DI			20	μА
ηL	Low Level Input Cur	rent	V <sub>IL</sub> = 0.4V	1890 =			[14] -	-100	μА
V <sub>CL</sub>	Input Clamp Voltage	2.0-	$I_{CL} = -18 \text{ mA}$	12001 =	JR .		-0.75	-1.5	V
Icc	Output Low Voltage	0	$DE = 3V, \overline{RE} = 0V$	, DI = 0V	724	Spoin	42	60	mA
ICCR	Supply Current (No Load)	5.0-	$DE = 0V, \overline{RE} = 0V$	, DI = 0V	111		28	45	mA
ICCD	S.0+ 80.0	-0.2	$DE = 3V, \overline{RE} = 3V$	, DI = 0V	Ju		43	60	mA
Iccx		3.0	$DE = 0V, \overline{RE} = 3V$	, DI = 0V	. Du	-	31	50	mA
	194 290			VS1 T =	OV .		ir anom-oin ut Current		0801
	140		-	30V =					
				V0 =					

Parameter Measurement Information

Switching Characteristics
Over recommended Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Note 4)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
RIVER CHAR	ACTERISTICS	1 100	and Id			
t <sub>PLHD</sub>	Diff. Prop. Delay Low to High	$R_L = 54\Omega$	7	21	60	ns
t <sub>PHLD</sub>	Diff. Prop. Delay High to Low	$C_L = 50 \text{ pF}$	7	19	60	ns
tskD	Diff. Skew ( tpLHD-tpHLD )	C <sub>D</sub> = 50 pF (Figures 4, 5)	Sec. A.S.	2	10	ns
t <sub>r</sub>	Diff. Rise Time	RE 1. Driver V <sub>T1</sub> and V <sub>OS</sub> Tes	FIGU	12	50	ns
tf	Diff. Fall Time			12	50	ns
t <sub>PLH</sub>	Prop. Delay Low to High	$R_L = 27\Omega$ , $C_L = 15 pF$ (Figures 6, 7)	-	22	45	ns
t <sub>PHL</sub>	Prop. Delay High to Low		C0  -	- 10 22	45	ns
t <sub>PZH</sub>	Enable Time Z to High	R <sub>L</sub> = 110Ω C <sub>L</sub> = 50 pF (Figures 8–11)	Ma	32	55	ns
t <sub>PZL</sub>	Enable Time Z to Low		lennasconte	32	65	ns
t <sub>PHZ</sub>	Disable Time High to Z		30	22	55	ns
t <sub>PLZ</sub>	Disable Time Low to Z		E 2 (0) (1) (1)	16	55	ns
ECEIVER CH	ARACTERISTICS	RE & Driver Von and Vot. Tox	IURUI I			
t <sub>PLH</sub>	Prop. Delay Low to High	V <sub>ID</sub> = -1.5V to +1.5V C <sub>L</sub> = 15 pF (Figures 13, 14)	15	40	70	ns
t <sub>PHL</sub>	Prop. Delay High to Low		15	42	70	ns
tsk	Skew ( t <sub>PLH</sub> -t <sub>PHL</sub>  )		N	2	15	ns
t <sub>PZH</sub>	Enable Time Z to High	C <sub>L</sub> = 15 pF		15	50	ns
t <sub>PZL</sub>	Enable Time Z to Low	(Figures 15, 16)	30	17	50	ns
t <sub>PHZ</sub>	Disable Time High to Z		LAST	24	50	ns
t <sub>PLZ</sub>	Disable Time Low to Z	RE 3. Driver Short Circuit Tea	CORPLE .	19	50	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Current into device pins is defined as positive, Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise

FIGURE 4. Driver Differential Propagation Delay and Transition Time Test Circuit


Note 3:  $\Delta$   $|V_{T1}|$  and  $\Delta$   $|V_{OS}|$  are changes in magnitude of  $V_{T1}$  and  $V_{OS}$ , respectively, that occur when the input changes state.

Note 4: All typicals are given for  $V_{CC} = 5.0V$  and  $T_A = +25^{\circ}C$ .

Note 5: Threshold parameter limits specified as an algebraic value rather than by magnitude.

Note 6: Hysteresis defined as  $V_{HST} = V_{TH} - V_{TL}$ .

Note 7: I<sub>IN</sub> includes the receiver input current and driver TRI-STATE leakage current.







FIGURE 4. Driver Differential Propagation Delay and Transition Time Test Circuit



TL/F/11383-11




FIGURE 5. Driver Differential Propagation Delays and Transition Times





FIGURE 6. Driver Propagation Delay Test Circuit



TL/F/11383-7

FIGURE 7. Driver Propagation Delays

FIGURE 11. Driver TRI-STATE Delays (tpzi, tpiz)

#### Parameter Measurement Information (Continued) Inch I memorphise Management Information (Continued)





FIGURE 8. Driver TRI-STATE Test Circuit (tpzH, tpHZ)



TL/F/11383-9

TL/F/11383-12

FIGURE 9. Driver TRI-STATE Delays (tpzH, tpHZ)




FIGURE 10. Driver TRI-STATE Test Circuit (tpzL, tpLZ)





FIGURE 11. Driver TRI-STATE Delays (tpzL, tpLZ)

TL/F/11383-16

# Parameter Measurement Information (Continued)

FIGURE 12. Receiver VOH and VOL



TL/F/11383-13

FIGURE 13. Receiver Propagation Delay Test Circuit

y cycle, I<sub>y</sub> and I<sub>y</sub> < 6.0 ns,  $Z_{\rm O} = 50\Omega$ .




FIGURE 14. Receiver Propagation Delays





FIGURE 15. Receiver TRI-STATE Delay Test Circuit

#### Parameter Measurement Information (continued) model the measurement Information (continued) model to the measurement Information (conti



#### FIGURE 16. Receiver Enable and Disable Timing

Note 8: The input pulse is supplied by a generator having the following characteristics: f=1.0 MHz, 50% duty cycle,  $t_f$  and  $t_f<6.0$  ns,  $Z_O=50\Omega$ .

Note 9: C<sub>L</sub> includes probe and stray capacitance.

Note 10: Diodes are 1N916 or equivalent.

FIGURE 14. Receiver Propagation Delays






FIGURE 15. Receiver TRI-STATE Delay Test Circuit




#### Typical Performance Characteristics collectorand some mothed lacing?




TL/F/11383-21




TL/F/11383-23




Differential Output Voltage




TL/F/11383-22





TL/F/11383-24





TL/F/11383-26



















signed for use on bi-directional differential t 1.5 1.0 Engineers (SAE) J1708 Electrical Stan 2.0 % 708 Interfaces The device is similar to standard TIA/E 0.0 r interface standards: A-SSA-AIE \-0.5


dominant mode is LOW, conversely, when the dr. (Vm) TURNI 39ATJOY-NV lional transceiver

- Designed for multipoint transmission soled, the bus is pull 66-6811/4/JTexternal bias resistors.

Wide bus common mode range

m Available in plastic DIP and SOIC packages

The receiver provides a FAILSAFE feature that guarantees a known output state when the Interface is in the following conditions: Floating Line, Idle Line (no active drivers), and Line Fault Conditions (open or short). The receiver output is Inputs (500), or Shorted Inputs. FAILSAFE is a highly desir-



Order Number DS362777M or DS362777M See NS Package Number M08A or M08E

## Truth Tables

18/00	
H	
	H

Output	Inputs Out			
OR		RE		
		- 1		
	Vm 003 - ≥			
H				
		1		
	X	H		

**DS36277** 

## **Dominant Mode Multipoint Transceiver**

## **General Description**

The DS36277 Dominant Mode Multipoint Transceiver is designed for use on bi-directional differential busses. It is optimal for use on Interfaces that utilize Society of Automotive Engineers (SAE) J1708 Electrical Standard.


The device is similar to standard TIA/EIA-485 transceivers, but differs in enabling scheme. The Driver's Input is normally externally tied LOW, thus providing only two states: Active (LOW), or Disabled (OFF). When the driver is active, the CCITT recommendation V.11 dominant mode is LOW, conversely, when the driver is disabled, the bus is pulled HIGH by external bias resistors.

The receiver provides a FAILSAFE feature that guarantees a known output state when the Interface is in the following conditions: Floating Line, Idle Line (no active drivers), and Line Fault Conditions (open or short). The receiver output is HIGH for the following conditions: Open Inputs, Terminated Inputs (50 $\Omega$ ), or Shorted Inputs. FAILSAFE is a highly desirable feature when the transceivers are used with Asynchronous Controllers such as UARTs.

### **Features**

- FAILSAFE receiver, RO = HIGH for:
  - OPEN inputs
  - Terminated inputs
- SHORTED inputs
- Optimal for use in SAE J1708 Interfaces
- Compatible with popular interface standards:
  - TIA/EIA-485 and TIA/EIA-422-A
- - Designed for multipoint transmission
- Wide bus common mode range
  - -(-7V to + 12V)
- Available in plastic DIP and SOIC packages

## **Connection and Logic Diagram**



TL/F/11384-1

Order Number DS36277TM or DS36277TN See NS Package Number M08A or N08E

### **Truth Tables**

### Driver

Inp	uts	Out	puts	
DE	DI	DO/RI	DO/RI	
L	L	L .	Н	
L	Н	H	L	
Н	X	Z	Z	

### Receiver

	Inputs	Output
RE	DO/RI-DO/RI	RO
L	≥ 0 mV	Н
L	$\leq -500  \text{mV}$	L
L	SHORTED	Н
L	OPEN	Н
Н	X	Z

### Recommended Operating **Absolute Maximum Ratings** (Note 1) If Military/Aerospace specified devices are required, Conditions please contact the National Semiconductor Sales Max Units Min Office/Distributors for availability and specifications. Supply Voltage, V<sub>CC</sub> 4.75 5.25 V 2017-7 +12 Supply Voltage (V<sub>CC</sub>) Bus Voltage Input Voltage (DE, RE, and DI) 5.5V Operating Temperature (T<sub>A</sub>) DS36277T (8 + shold 04 + age (Note 5) °C Driver Output Voltage/ -10V to +15V Receiver Input Voltage Receiver Output Voltage (RO) 5.5V Maximum Package Power Dissipation @ +25°C N Package (derate 9.3 mW/°C above +25°C) 1168 mW M Package (derate 5.8 mW/°C above +25°C) 726 mW Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering 4 sec.) 260°C

### **Electrical Characteristics**

Over recommended Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Notes 2, 4)

Symbol	Parameter parameter	Condi	Min	Тур	Max	Units	
DRIVER CH	ARACTERISTICS	Am R + = 1	ol V2.0 = -0.8V		ow Voltage	J.fuuttuO	los
V <sub>OD</sub>	Differential Output Voltage	I <sub>O</sub> = 0 mA (No Load	I <sub>O</sub> = 0 mA (No Load)			61116	V
V <sub>oDO</sub>	Output Voltage	I <sub>O</sub> = 0 mA (Output to GND)		0	eonetais	6	٧
V <sub>oDO</sub>	Output Voltage		0	eorre	6	VE CH	
V <sub>T1</sub>	Differential Output Voltage	$R_L = 54\Omega (485)$	(Figure 1)	1.3	2.2	5.0	V
V	(Termination Load)	$R_L = 100\Omega (422)$		1.7	2.6	5.0	٧,
ΔV <sub>T1</sub>	Balance of V <sub>T1</sub>	$R_L = 54\Omega$	(Note 3)	-0.2	O triggil le	0.2	٧
		$R_L = 100\Omega$	VA.0 = #V	-0.2	uO tuent le	0.2	٧
Vos	Driver Common Mode	$R_L = 54\Omega$	(Figure 1)	0	2.5	3.0	V
Am	Output Voltage	$R_L = 100\Omega$	- 3E VO - 3C	0	2.5	3.0	V
ΔVos	Balance of V <sub>OS</sub>	$R_L = 54\Omega$	(Note 3)	-0.2	urrent	0.2	V
Am	V <sub>OS</sub> - V <sub>OS</sub>	$R_L = 100\Omega$	= 38 vo = 30	-0.2		0.2	V
V <sub>OH</sub>	Output Voltage High	$I_{OH} = -22 \text{ mA}$	(Figure 2)	2.7	3.7		V
V <sub>OL</sub>	Output Voltage Low	$I_{OL} = +22  \text{mA}$			1.3	2	٧
IOSD	Driver Short-Circuit	$V_0 = +12V$	(Figure 3)		92	290	mA
	Output Current	$V_O = -7V$	$V_O = -7V$		-187	-290	mA

	- 21-4-	TERISTICS		ApplioV suH					V) spatio\	
V <sub>TH</sub>		ntial Input Hi old Voltage	igh (Note 5)	$V_{O} = V_{OH}, I_{O} = -0.4 \text{ mA}$ -7V \le V_{CM} \le +12V				-0.150	ltage (DE	V Jugn
$V_{TL}$		ntial Input Lo old Voltage		$V_{O} = V_{OL}, I_{O} = 8.0$ $-7V \le V_{CM} \le +1$		07-	-0.5	-0.230	ver Input r Output \	Nece Voeivi
$V_{HST}$	Hystere	esis (Note 6)	)	$V_{CM} = 0V$			C above	80		mV
I <sub>IN</sub>	Line Inp	out Current		Other Input = 0V	$V_{I} = +12$	V 25 V	evods D'	0.5	1.5 sx	mA
	(V <sub>CC</sub> =	4.75V, 5.25	5V, 0V)	DE = V <sub>IH</sub> (Note 7)	$V_I = -7V$	0.99-		-0.5	-1.5	mA
Iosa	Short C	ircuit Curre	nt	$V_O = 0V$	0.002	RO	-15	-32	-85	mA
loz	TRI-ST	ATE® Leak	age Current	$V_0 = 0.4 \text{ to } 2.4 \text{V}$		8	-20	1.4	+20	μА
V <sub>OH</sub>	Output	High Voltag	e e e e e e e e e e e e e e e e e e e	$V_{ID} = 0V$ , $I_{OH} = -$	0.4 mA	Operat	2.3	3.7	unenimo.	V
	(Figure	12)		V <sub>ID</sub> = OPEN, I <sub>OH</sub> =			2.3	3.7		V
V <sub>OL</sub>	Output	Low Voltage	9	$V_{ID} = -0.5V, I_{OL} =$				0.3	0.7	O Ray
	(Figure	12) 0.8	1.5	$V_{ID} = -0.5V, I_{OL} =$	+ 16 mA	Ol.	Voltage	0.3	0.8	V
RIN	Input R	esistance	0	io = 0 mA (Output to GND)			10	20°V 1	Qutp	kΩ
EVICE CI	HARACTE	RISTICS	0					ut Voltage	Outp	ŌŪo
VIH	High Level Input Voltage		(Figure 1)	= 540 (485)	DE,	2.0	ential Output	V <sub>CC</sub>	V	
V <sub>IL</sub> V	Low Le	vel Input Vo	Itage		= 10Q\O (422)	RE,	GND	anathon Local	0.8	V
I <sub>H</sub> V	High Level Input Current Low Level Input Current		High Level Input Current V <sub>IH</sub> =	V <sub>IH</sub> = 2.4V	V <sub>IH</sub> = 2.4V	or DI		17V to eot	20	μА
IIL V			$V_{IL} = 0.4V$	£1001 =	JA		)LI V	-100	μΑ	
V <sub>C</sub> L	Input Cl		$I_{CL} = -18  \text{mA}$	RL = 540	JR.	ode	-0.7	svisQ <sub>1.5</sub>	V	
Icc	Output	Low Voltage	0	$\overline{DE} = 0V, \overline{RE} = 0V, DI = 0V$			39	60	mA	
ICCR	117	Current	2.0-	$\overline{DE} = 3V, \overline{RE} = 0V, DI = 0V$				8024 801	50	mA
ICCD	(No Loa	ld)	5.0-			0.005 0		40	75	mA
Iccx			2.7	DE = 3V, RE = 3V	, DI = 0V	HO	rig	27	45	mA
V	S	1.3			Am 88+ =	JOL	W	uf Voltage Lo	quiO	Jo
				(Figure 3)						

t <sub>PLHD</sub>	Diff. Prop. Delay Low to High	$R_L = 54\Omega$	8	17	60	ns
tphlD	Diff. Prop. Delay High to Low	$C_L = 50  \text{pF}$	8	19	60	ns
tskd	Diff. Skew ( t <sub>PLHD</sub> -t <sub>PHLD</sub>  )	C <sub>D</sub> = 50 pF (Figures 4, 5)	- V0	2	10	ns
t <sub>r</sub>	Diff. Rise Time	30		- 11	60	ns
t <sub>f</sub>	Diff. Fall Time	IE 1. Driver V <sub>T1</sub> and V <sub>OS</sub> Test	USP	11	60	ns
t <sub>PLH</sub>	Prop. Delay Low to High	$R_L = 27\Omega$ , $C_L = 15 pF$		22	85	ns
t <sub>PHL</sub>	Prop. Delay High to Low	(Figures 6, 7)		25	85	ns
t <sub>PZH</sub>	Enable Time Z to High	$R_L = 110\Omega$	SIT	25	60	ns
t <sub>PZL</sub>	Enable Time Z to Low	C <sub>L</sub> = 50 pF - (Figures 8-11)	94	30	60	ns
t <sub>PHZ</sub>	Disable Time High to Z		I Same	16	60	ns
t <sub>PLZ</sub>	Disable Time Low to Z		310	11	60	ns
CEIVER CI	HARACTERISTICS	E 2, Oriver Von and Vol. Test	RUDIA			
t <sub>PLH</sub>	Prop. Delay Low to High	$V_{ID} = -1.5V \text{ to } +1.5V$	15	37	90	ns
t <sub>PHL</sub>	Prop. Delay High to Low	$C_{L} = 15  pF$ (Figure 2.12, 14)	15	43	90	ns
tsk	Skew ( t <sub>PLH</sub> -t <sub>PHL</sub>  )	(Figures 13, 14)	0   10	6	15	ns
t <sub>PZH</sub>	Enable Time Z to High	C <sub>L</sub> = 15 pF	34	12	60	ns
t <sub>PZL</sub>	Enable Time Z to Low	(Figures 15, 16)		28	60	ns
t <sub>PHZ</sub>	Disable Time High to Z		30	20	60	ns
t <sub>PLZ</sub>	Disable Time Low to Z	Page Shoot Cheek Cleanity Tage		10	60	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.

FIGURE A. Driver Differential Propagation Delay and Transition Time Test Circuit

Note 3:  $\Delta \mid V_{T1} \mid$  and  $\Delta \mid V_{OS} \mid$  are changes in magnitude of  $V_{T1}$  and  $V_{OS}$ , respectively, that occur when the input changes state.

Note 4: All typicals are given for  $V_{CC} = 5.0 V$  and  $T_A = +25 ^{\circ} C$ .

Note 5: Threshold parameter limits specified as an algebraic value rather than by magnitude.

Note 6: Hysteresis defined as  $V_{HST} = V_{TH} - V_{TL}$ .

Note 7: I<sub>IN</sub> includes the receiver input current and driver TRI-STATE leakage current.




FIGURE 4. Driver Differential Propagation Delay and Transition Time Test Circuit

## Parameter Measurement Information (Continued) moduli insmessuessi Massessia asiemass




FIGURE 5. Driver Differential Propagation Delays and Transition Times





FIGURE 6. Driver Propagation Delay Test Circuit



TL/F/11384-7

## Parameter Measurement Information (Continued) 110 manuals M 19 maria 9





FIGURE 8. Driver TRI-STATE Test Circuit (tpzH, tpHZ)



TL/F/11384-9

FIGURE 9. Driver TRI-STATE Delays (tpzH, tpHZ)





FIGURE 10. Driver TRI-STATE Test Circuit (tpzL, tpLZ)

FIGURE 7. Driver Propagation Delays

3-46



# Parameter Measurement Information (Continued) Total Information (Continued)








FIGURE 15. Receiver TRI-STATE Delay Test Circuit













### FIGURE 16. Receiver Enable and Disable Timing


Note 8: The input pulse is supplied by a generator having the following characteristics: f = 1.0 MHz, 50% duty cycle,  $t_r$  and  $t_f < 6.0$  ns,  $Z_O = 50\Omega$ . Note 9:  $C_I$  includes probe and stray capacitance.


Note 10: Diodes are 1N916 or equivalent.


# Typical Performance Characteristics of activities of activ













TL/F/11384-23


DS36277





TL/F/11384-25





TL/F/11384-27




















## **Typical Applications Information**







# DS36950 Quad Differential Bus Transceiver

## **General Description**

The DS36950 is a low power, space-saving quad EIA-485 differential bus transceiver especially suited for high speed, parallel, multipoint, computer I/O bus applications. A compact 20-pin surface mount PLCC package provides high transceiver integration and a very small PC board footprint.

Timing uncertainty across an interface using multiple devices, a typical problem in a parallel interface, is specified—
minimum and maximum propagation delay times are guar-

Six devices can implement a complete IPI master or slave interface. Three transceivers in a package are pinned out for connection to a parallel databus. The fourth transceiver, with the flexibility provided by its individual enables, can serve as a control bus transceiver.

### **Features**


- Pinout for IPI interface
- Compact 20-pin PLCC package
- Meets EIA-485 standard for multipoint bus transmission

Typical Performance Characteristics (continued)

- Greater than 60 mA source/sink
- Thermal Shutdown Protection


Typical Applications Information

## **Pinout and Logic Diagram**



TL/F/10602-1

Order Number DS36950 See NS Package Number V20A



TL/F/10602-2

RE4 (10)

If Military/Aerospace specification please contact the Nation Office/Distributors for available	ied devic	es are required, conductor Sales
Supply Voltage		7V
Control Input Voltage	2.0	V <sub>CC</sub> + 0.5V
Driver Input Voltage		V <sub>CC</sub> + 0.5V
Driver Output Voltage/Receiver Input Voltage		-10V to +15V
Receiver Output Voltage		VST+ = 5.5V

Continuous Power Dissipation @ 25°C

V Package
Derate V Package 13.9 mW/°C above 25°C

Storage Temp. Range
-65°C to +150°C
Lead Temp. (Soldering 4 Sec.)
260°C

# Recommended Operating Conditions

Supply Voltage, V<sub>CC</sub>

Bus Voltage

Operating Free Air Temp. (T<sub>A</sub>)

4.75V to 5.25V

0°C to +70°C

## **Electrical Characteristics**

Symbol	00 - Parameter	Conditions	Min	Тур	Max	Units
DRIVER C	CHARACTERISTICS	No Load, Outputs Enabled	(01 ato	y Current (N	Suppl	93
V <sub>ODL</sub>	Differential Driver Output Voltage (Full Load)	I <sub>L</sub> = 60 mA h grad based of V <sub>CM</sub> = 0V	1.5	y Current (N 9.1	Supp	V
V <sub>OD</sub>	Differential Driver Output	$R_{L} = 100\Omega$ (EIA-422)	2.0	3.5	hing C	V
	Voltage (Termination Load)	$R_L = 54\Omega$ (EIA-485)	1.5	3.2	oply Voltag	V
ΔIV <sub>OD</sub> I	Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	$R_L = 54\Omega \text{ or } 100\Omega$ (Note 4) (Figure 1) (EIA-485)	-	ENDED CH	3.10.23	Symbo
Voc	Driver Common Mode Output Voltage (Note 5)	$R_L = 54\Omega$ (Figure 1) (EIA-485)	(g eunbi-	$L = 110\Omega f$	3.0	J.V.
ΔIV <sub>OC</sub> I	Change in Magnitude of Common Mode Output Voltage	(Note 4) (Figure 1) (EIA-485)	(\$ sunb); (\$ exobi-	t = 11000 p	0.2	ZHQI
V <sub>OH</sub>	Output Voltage HIGH	$I_{OH} = -55  \text{mA}$	2.7	3.2 TM	OFFERE	VIV
VOLER	Output Voltage LOW	I <sub>OL</sub> = 55 mA	ne	1.4 08	1.7	N V
VIHau	Input Voltage HIGH	OL = 50 DF	The same of	Herential Pr	a	GH V
VIL SII	Input Voltage LOW	(Figures 3, 8)	(6)	elska (LAOIS	0.8	dJHV)
V <sub>CL</sub>	Input Clamp Voltage	I = −18 mA West I	Different	Hdj - OHT	-1.5	⊕V <sup>1</sup>
liH	Input High Current	V <sub>I</sub> = 2.4V (Note 3)			20	μΑ
I <sub>IL</sub>	Input Low Current	V <sub>I</sub> = 0.4V (Note 3)			-20	μΑ
losc	Driver Short-Circuit	$V_{O} = -7V$ (EIA-485)		-130	-250	mA
	Output Current (Note 9)	$V_{O} = 0V$ (EIA-422)		-90	-150	mA
	(Note 9)	$V_{O} = +12V$ (EIA-485)		130	250	mA
RECEIVE	R CHARACTERISTICS					
IOSR	Short Circuit Output Current	V <sub>O</sub> = 0V (Note 9)	-15	-28	-75	mA
loz	TRI-STATE® Output Current	$V_{O} = 0.4V \text{ to } 2.4V$			20	μΑ
V <sub>OH</sub>	Output Voltage High	$V_{ID} = 0.20V, I_{OH} = -0.4 \text{ mA}$	2.4	3.0		٧
V <sub>OL</sub>	Output Voltage Low	$V_{\text{ID}} = -0.20V$ , $I_{\text{OL}} = 4 \text{ mA}$		0.35	0.5	V
V <sub>TH</sub>	Differential Input High Threshold Voltage	$V_O = V_{OH}, I_O = -0.4 \text{ mA}$ (EIA-422/485)		0.03	0.20	V
V <sub>TL</sub>	Differential Input Low Threshold Voltage (Note 6)	$V_O = V_{OL}, I_O = 4.0 \text{ mA}$ (EIA-422/485)	-0.20	-0.03		V
V <sub>HST</sub>	Hysteresis (Note 7)	V <sub>CM</sub> = 0V	35	60		mV

The second second		141 2 99 2		-				5.0		20 4 412	111 -12-0				
VIH as	Ena	ble Input Volta	ge High	id Temp. (Sal	Les	Va.0 + 0.6V		2.0		egstloV tuq	over la				
V <sub>IL</sub>	Ena	ble Input Volta	ige Low	ecomme	72.3	VGC + 0.5V			Tevisosi	0.8	IVer Inp				
V <sub>CL</sub>	Ena	ble Input Clam	p Voltage	l = -18	mA	7V to +15V	11-11			-1.5	V Jugar V				
to 5.23 <b>/I</b> I	A 10 A 10 A 10 A 10 A 10 A 10 A 10 A 10	Input Current		Other Inp	Other Input = 0V		I2V		0.5	Output Voltage	evimA				
0 + 12V	7 9 1	te 8)		Bus Voltage		$V_I = -7$	'V		-0.4	5 -0.8	mA				
+ 70°C	Ena	able Input Current High $V_{OH} = 2.4V$ RE4 or D		)E			20	μΑ							
						REC		ristics	acte	60	μΑ				
IL	Ena	ble Input Curre	ent Low	$V_{OL} = 0.4V$ RE4 o		RE4 or D	E 8190	ting Temp	d Opera	ns egatlago en	μΑ				
Unite	xeM	Typ	rsité	Senditions REC			181	Parame	-60	lodμA					
cc	Sup	ply Current (No	ote 10)	No Load,	Outputs E	nabled			8075	HADOAGO ERIE	∂∃ mA				
CCZ	Sup	Supply Current (Note 10)		No Load,	Outputs D	isabled		jughi	0 to \50	laimere 170	mA				
	pply Volta	Characte age and Opera	iting Tempe	rature ranges	s, unless of	therwise spe	ecified Min	n Load)		Differential Voltage (Te	Units				
DRIVE	R SINGLI	E-ENDED CHA	RACTERIS		(Figure 1)		70	/oltage fo	Output \	Differential					
t <sub>PZH</sub>		$R_L = 110\Omega (F$	igure 4)	(EBA-483)		(EIA-485	35	melitary 25 hour States		Compleme	ns				
tpzL	3,0	$R_L = 110\Omega$ (F	igure 5)	R <sub>L</sub> = 54Ω		R <sub>L</sub> = 54	3	JugtuO eb 25 non mo		40 do	ns				
t <sub>PHZ</sub>		$R_L = 110\Omega (F$	igure 4)	Figure 1) (EIA-438)					15	25	ns				
$t_{PLZ}$ $R_L = 110\Omega$ (Figure 5)				A DINGE	(Fig.485	полн	noo lo el	35	one 40 oM	ns					
DRIVE	R DIFFER	RENTIAL CHA	RACTERIS	TICS	55 mA	- = HOI		H	OIH ens	Output Volt	un				
t <sub>R</sub> , t <sub>F</sub>	17	Rise & Fall Tin	ne			54Ω		w13 posto		1.200.0	ns				
t <sub>PLHD</sub>		Differential Propagation Delays (Note 15)		Differential Propagation		Differential Propagation			$C_L = $	50 pF	9	-0		istlov19igni	ns
tehlo	8.0			. 1	C <sub>D</sub> =	15 pF 9s 3, 8)	9			stiov19 <sub>ioni</sub>	ns				
tskD	a	t <sub>PLHD</sub> - t <sub>PHL</sub>	D Differenti	al Skew		8118			3.110	Inpu6Clami	ns				
Au	20				V (Note 3)	V <sub>1</sub> = 2.4			InemuC	Input High	-				
Au	-20														
		-130			V7										
	-150			(EIA-422)		/0 = oV									
		130		(EIA-485)	Vst										
										R CHARACTE	ECEIVE				
	-75	-28	-15		(6 etol/l) /	/o = oV		Current							
Au	08				VA.S of VA			it Current	outpu o						
V		3.0	2.4	Am 4.0- =						Output Volt					
V	0.5	0.35			0.20V, lot					NoV Jugut Voll					
ν	0.20	80.0													
V			-0.20	Am 0	ot, lo = 4. (/485)	V <sub>O</sub> = V <sub>C</sub> (EIA-422				Differential Threshold					

## **Switching Characteristics** (Continued)

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified

Symbol	Conditions	Тур	Max	Unițs		
RECEIVER	CHARACTERISTICS		S S			-
t <sub>PLHD</sub>	Differential Propagation Delays	9-	9	coV14	19	ns
tPHLD	C <sub>L</sub> = 15 pF, V <sub>CM</sub> = 1.5V (Figure 6)	9	14	19	ns	
tskD	t <sub>PLHD</sub> - t <sub>PHLD</sub> Differential Receiver Skew	, t	-	1	3	ns
t <sub>ZH</sub> eor\3\ur	Output Enable Time to High Level	*		15	22	ns
t <sub>ZL</sub>	Output Enable Time to Low Level	$C_L = 15  pF$	hos soll	20	30	ns
t <sub>HZ</sub>	Output Disable Time from High Level	(Figure 7)		10	17	ns
tLZ	Output Disable Time from Low Level	10		17	25	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Current into device pins is define as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.

Note 3: IIH and IIL includes driver input current and receiver TRI-STATE leakage current.

Note 4:  $\Delta IV_{OD}I$  and  $\Delta IV_{OC}I$  are changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input changes state.

Note 5: In EIA Standards EIA-422 and EIA-485, Voc. which is the average of the two output voltages with respect to ground, is called output offset voltage, Vos.

Note 6: Threshold parameter limits specified as an algebraic value rather than by magnitude.


Note 7: Hysteresis defined as  $V_{HST} = V_{TH} - V_{TL}$ .

Note 8: I<sub>IN</sub> includes the receiver input current and driver TRI-STATE leakage current.


Note 9: Short one output at a time.

FIGURE 3. Oriver Differential Propagation Delay and Transition Timi Note 10: Total package supply current.

Note 11: All typicals are given for  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ .




## **Parameter Measurement Information**




Switching Characteristics (Continued)


FIGURE 3. Driver Differential Propagation Delay and Transition Timing



S1 to OB for DI = 0V FIGURE 4. Driver Enable and Disable Timing (tpzH, tpHz)











FIGURE 7. Receiver Enable and Disable Timing

1.3V

TL/F/10602-18



OUT

S1 -1.5V

S2 CLOSED

S3 CLOSED

$$TCP = \frac{(Tfb \times Trb) - (Tra \times Tfa)}{Trb - Tra - Tfa + Tfb}$$

TCP = Crossing Point

\$ 0.5V

VOL

VOL

TL/F/10602-19

Tra, Trb, Tfa, and Tfb are propagation delay

# measurements to the 20% and 80% levels. FIGURE 8. Propagation Delay Timing for Calculation of Driver Differential Propagation Delays

Note 12: The input pulse is supplied by a generator having the following characteristics:

f = 1.0 MHz, 50% Duty Cycle,  $t_f$  and  $t_r < 6.0$  ns,  $Z_O = 50\Omega$ 

Note 13: C<sub>L</sub> includes probe and stray capacitance.

Note 14: Diodes are 1N916 or equivalent.


S1 1.5V

S2 CLOSED


S3 CLOSED

Note 15: Differential propagation delays are calculated from single-ended propagation delays measured from driver input to the 20% and 80% levels on the driver outputs (See Figure 8).





## Typical Performance Characteristics (Continued) as a part of the State





# DS36954 Quad Differential Bus Transceiver

## **General Description**

The DS36954 is a low power, quad EIA-485 differential bus transceiver especially suited for high speed, parallel, multipoint, I/O bus applications. A compact 20-pin surface mount PLCC or SOIC package provides high transceiver integration and a very small PC board footprint.

Propagation delay skew between devices is specified to aid in parallel interface designs—limits on maximum and minimum delay times are guaranteed.


Five devices can implement a complete SCSI initiator or target interface. Three transceivers in a package are pinned out for data bus connections. The fourth transceiver, with the flexibility provided by its individual enables, can serve as a control bus transceiver.

### **Features**

- Pinout for SCSI interface
- Compact 20-pin PLCC or SOIC package
- Meets EIA-485 standard for multipoint bus transmission

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,

- Greater than 60 mA source/sink currents
- Thermal shutdown protection
- Glitch-free driver outputs on power up and down



## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 
 Supply Voltage
 7V

 Control Input Voltage
 V<sub>CC</sub> + 0.5V

 Driver Input Voltage
 V<sub>CC</sub> + 0.5V

 Driver Output Voltage/ Receiver Input Voltage
 -10V to +15V

Receiver Output Voltage 5.5V
Continuous Power Dissipation @ +25°C
V Package 1.73W
M Package 1.73W
Derate V Package 13.9 mW/°C above +25°C

Derate M Package 13.7 mW/°C above +25°C

Storage Temperature Range -65°C to +150°C
Lead Temperature (Soldering 4 Sec.) 260°C

## Recommended Operating Conditions

 Min
 Max
 Units

 Supply Voltage, V<sub>CC</sub>
 4.75
 5.25
 V

 Bus Voltage
 −7
 +12
 V

 Operating Free Air Temperature (T<sub>A</sub>)
 0
 +70
 °C

PLCC or SOIC package provides high transceiver integra-

**Electrical Characteristics** 

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Note 2)

Symbol	Parameter	Conditions Designed a ni stevi	Min	Тур	Max	Units
RIVER CH	ARACTERISTICS	lividual enables, can serva as	by its inc	bebivora y	dilidbælt er	ii ii
V <sub>ODL</sub>	Differential Driver Output Voltage (Full Load)	$I_L = 60 \text{ mA}$ $V_{CM} = 0V$	1.5	e transcei 1.9	control bt	_ v
V <sub>OD</sub>	Differential Driver Output	$R_L = 100\Omega$ (EIA-422)	2.0	2.25	onne:	V
(09	Voltage (Termination Load)	$R_L = 54\Omega$ (EIA-485)	1.5	2.0		V
ΔIVODI(e)	Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	R <sub>L</sub> = 54 or 100Ω (Note 4) ( <i>Figure 1</i> ) (EIA-422/485)	12 581 cv 585		0.2	V
Voc	Driver Common Mode Output Voltage (Note 5)	$R_L = 54\Omega$ (Figure 1) (EIA-485)		2/RE2 — 4 3/RE3 — 5	3.0	V
ΔIVOCI <sub>(8)</sub>	Change in Magnitude of Common Mode Output Voltage	(Note 4) (Figure 1) EAO - 31	20	0R3 — 0	0.2	V
V <sub>OH</sub>	Output Voltage High	$I_{OH} = -55 \text{ mA}$	2.7	3.2		V
V <sub>OL</sub>	Output Voltage Low	I <sub>OL</sub> = 55 mA	11	1.4	1.7	V
VIH	Input Voltage High	40 40	2.0			V
V <sub>IL</sub>	Input Voltage Low	TLFF/11014=1	eleval/i	abs0	0.8	V
V <sub>CL</sub> (a)	Input Clamp Voltage	I <sub>CL</sub> = -18 mA AOSV redmui/i	Package	See NS	-1.5	V
liH (M)	Input High Current	V <sub>IN</sub> = 2.4V (Note 3)			20	μΑ
I <sub>IL</sub>	Input Low Current (3) (3)	V <sub>IN</sub> = 0.4V (Note 3)		- 139\ Lan	-20	μΑ
losc	Driver Short-Circuit	$V_0 = -7V$ (EIA-485)	5	130	-250	mA
	Output Current (Note 9)	V <sub>O</sub> = 0V (EIA-422)	100	- 90	-150	mA
. (8)	1.40	V <sub>O</sub> = +12V (EIA-485)	1. 3-	130	250	mA
	980 Source 2 971 Investment (9) 21	6 16 Voc	2 1-	DE3/RE3 DR3		
	(8) 103	5 15 - DA3 A A 14 - OB3 D	1	- 083 - - 204		

TL/F/11014-19

Order Number DS36954M See NS Package Number M20B

Electrical Characteristics
Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Note 2) (Continued) Position Viliquiz 1940

Symbol	Parameter (IM	enotifier Condition	s	ne Minsos	Тур	Max	Units
RECEIVER	CHARACTERISTICS		TICS	RACTERIS	ADED CHA	NOTE-E	NER S
IOSR	Short Circuit Output Current	V <sub>O</sub> = 0V (Note 9)	gh Level	H (+15)T	old = 28uq	JO-75	mA
lozn	TRI-STATE® Output Current	$V_0 = 0.4V \text{ to } 2.4V$	w Level	Time to Lo	iput Enable	0 20	μΑ
V <sub>OH</sub>	Output Voltage High	$V_{ID} = 0.2V$ , $I_{OH} = 0.4 \text{ m}$	gh Level A	H 2.4 T	3.0	uo l	z/V
VOL	Output Voltage Low	$V_{ID} = -0.2V$ , $I_{OL} = 4 \text{ m}$	A level w	Time to Li	0.35	0.5	ZV
V <sub>TH</sub>	Differential Input High Threshold Voltage	$V_O = V_{OH}, I_O = -0.4 \text{ m}$ (EIA-422/485)	The same of the same of the same of	ACTERIS Ime	0.03	0.2	IVER D
VTL	Differential Input Low Threshold Voltage (Note 6)	$V_O = V_{OL}, I_O = 4.0 \text{ mA}$ (EIA-422/485)		~0.20	0.03 °	Did Del	OH <b>V</b> I <sup>†</sup>
V <sub>HST</sub>	Hysteresis (Note 7)	V <sub>CM</sub> = 0V		35	60	-al-	mV
DRIVER AN	ID RECEIVER CHARACTERIST	ICS	v	ove the lo	UH97 OH.	1971	(SKD)
VIH	Enable Input Voltage High		1	2.0	ATOMATO	AMANO	V
VIL	Enable Input Voltage Low	OL = 10 DF	orays	a nonspace	פופותומו רוו	0.8	V
V <sub>CL</sub>	Enable Input Clamp Voltage	I <sub>CL</sub> = −18 mA (\(\text{T GUE}\)\(\text{T}\)	10-11	- a wal		-1.5	V
IIN	Line Input Current	Other Input = 0V	$V_I = +12V$	uen ano jo	0.5	1.0	mA
en	(Note 8) 02	DE/RE = 0.8V	$V_{\parallel} = -7V_{\parallel}$	Time to Le	-0.45	-0.8	mA
I <sub>ING</sub>	Line Input Current (Note 8)	Other Input = 0V DE/RE and DE4 = 2V	V <sub>I</sub> = e+12V <sub>0</sub> H	Time from	lput Disable	1.0	mA
ns ine davices	enteed. They are not meant to imply that the eration.	$V_{CC} = 3.0V$ $T_A = +25^{\circ}C$	V7 = IV lues beyond which the Electrical Characterist	ev seoil ens " The tables of	dmum Ratings these limits.	N 20.8 d	mA ad bloods
I <sub>I</sub> H	Enable Input	V <sub>IN</sub> = 2.4V	$V_{CC} = 3.0V$	ed es pos	evice pine is d	40	μА
	Current High	DE/RE	$V_{CC} = 4.75V$	at current and	ude d <b>f</b> var inp	oni jil bina j	μΑ
	input changes state. pect to ground, is called output offset ve	c, respectively, that occur when the	$V_{CC} = 5.25V$	nanges in ma	4 IVOCI are c	40	μΑ
		V <sub>IN</sub> = 2.4V <sub>stingsm</sub> vd nadi	$V_{CC} = 3.0V$	specified as a	sfimil <b>1</b> etema	20.00	μΑ
		DE4 or RE4	$V_{CC} = 5.25V$	V - VLA = ALA	rayV qa benil	20	μΑ
I <sub>IL</sub>	Enable Input	V <sub>IN</sub> = 0.8V	$V_{CC} = 3.0V$	J 10 110 110 110	emi 6 huq	-40	μΑ
	Current Low	DE/RE	$V_{CC} = 4.75V$	ent.	mus 412a aj	Total packar	μΑ
			$V_{CC} = 5.25V$	us vu.o 00	-14	-40	μΑ
		V <sub>IN</sub> = 0.8V	$V_{CC} = 3.0V$		-3	-20	μΑ
		DE4 or RE4	$V_{CC} = 5.25V$		-7	-20	μΑ
ICCD	Supply Current (Note 10)	No Load, DE/RE and DE	4 = 2.0V		75	90	mA
ICCR	Supply Current (Note 10)	No Load, DE/RE and RE	$\bar{4} = 0.8V$		50	70	mA

**Switching Characteristics** 

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified.

Symbol	Parameter Parameter	anolition Condition	ons	Min a	Тур	Max	Units
DRIVER SIN	IGLE-ENDED CHARACTERISTICS				ERISTICS	CHARACT	CEIVER
t <sub>PZH</sub>	Output Enable Time to High Level	$R_L = 110\Omega$	(Figure 5)	t Current	qiu 35 uo	0 140	ns
tPZL	S Output Enable Time to Low Level	VIV.2 of VI	(Figure 6)	ut Ourrent	duC25	T8-40	ns
tPHZ	Output Disable Time to High Level	Am N.0 = HOLAS	(Figure 5)	cit	H e15to	jug 25)	ns
tpLZ	Output Disable Time to Low Level	Am 4 = Jol ,VS 0	(Figure 6)	30	35/10	Jug40	ns
RIVER DIF	FERENTIAL CHARACTERISTICS	Am N.0 - = ol H	Vo = Vo	rtgi	H tuqni isl	Different	HT.
t <sub>r</sub> , t <sub>f</sub>	Rise and Fall Time	$R_L = 54\Omega^{(80)}$	(EIA-422		13	16	ns
tPLHD	Differential Propagation	$C_L = 50  \text{pF}$		9 1110	1015 st	19	ns
tPHLD	Delays (Note 15)	C <sub>D</sub> = 15 pF (Figures 3, 4, and	d 9)	9	12	19	ns
t <sub>SKD</sub>	t <sub>PLHD</sub> - t <sub>PHLD</sub> Diff. Skew	V	V - MOV		3	6	ns
RECEIVER	CHARACTERISTICS		9011	GINGTON	PERCENT PER	emone of	AR PER
tPLHD	Differential Propagation Delays	C <sub>L</sub> = 15 pF		9	14	19	ns
t <sub>PHLD</sub>	6.0	V <sub>CM</sub> = 2.0V		9	13	19	ns
tskD	t <sub>PLHD</sub> - t <sub>PHLD</sub> Diff. Receiver Skew	(Figure 7) Am 81	J01	e Smin A d	1	3	ns
t <sub>PZH</sub>	Output Enable Time to High Level	C <sub>L</sub> = 15 pF	DE/AE =		15	22	ns
t <sub>PZL</sub>	Output Enable Time to Low Level	(Figure 8)	DE4 = 0		20	30	ns
t <sub>PHZ</sub>	Output Disable Time from High Level			1.	20	30	ns
tpLZ	Output Disable Time from Low Level	nd DE4 = 2V	DE/FIE a		17	25	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.

Note 3: I<sub>IH</sub> and I<sub>IL</sub> include driver input current and receiver TRI-STATE leakage current on DR(1-3).

Note 4:  $\Delta$  IVODI and  $\Delta$  IVOCI are changes in magnitude of VOD and VOC, respectively, that occur when the input changes state.

Note 5: In EIA Standards EIA-422 and EIA-485, Voc, which is the average of the two output voltages with respect to ground, is called output offset voltage, Vos.

Note 6: Threshold parameter limits specified as an algebraic value rather than by magnitude.

Note 7: Hysteresis defined as  $V_{HST} = V_{TH} - V_{TL}$ .

Note 8: I<sub>IN</sub> includes the receiver input current and driver TRI-STATE leakage current.


Note 9: Short one output at a time.


Note 10: Total package supply current.


Note 10: Total package supply current. Note 11: All typicals are given for  $V_{CC}=5.0V$  and  $T_A=+25^{\circ}C$ .













**FIGURE 3. Driver Differential Propagation Delay Load Circuit** 



TL/F/11014-6 **FIGURE 4. Driver Differential Propagation Delays and Transition Times** 







FIGURE 5. Driver Enable and Disable Timing (tpzH, tpHZ)







FIGURE 6. Driver Enable and Disable Timing (tpzL, tpLZ)



$$T_{CP} = \frac{(T_{1b} \times T_{rb}) - (T_{ra} \times T_{fa})}{T_{rb} - T_{ra} - T_{fa} + T_{fb}}$$

Differential Bus Transcel 81-11014-18 designed speed parallel multipoint I/O buses including SCSI-1, -2, -3

Tra, Trb, Tfa and Tfb are propagation delay measurements to the 20% and 80% levels. TCP = Crossing Point


### FIGURE 9. Propagation Delay Timing for Calculations of Driver Differential Propagation Delays

Note 12: The input pulse is supplied by a generator having the following characteristics: f = 1.0 MHz, 50% duty cycle, t<sub>r</sub> and t<sub>f</sub> < 6.0 ns, Z<sub>Q</sub> = 50Ω. Note 13: Ct includes probe and stray capacitance.

Note 14: Diodes are 1N916 or equivalent

Note 15: Differential propagation delays are calculated from single-ended propagation delays measured from driver input to the 20% and 80% levels on the driver outputs (Figure 9).

Note 16: On transceivers 1-3 the driver is loaded with receiver input conditions when DE/RE is high. Do not exceed the package power dissipation limit when testing.





## Parameter notism rotal ineme PRELIMINARY 169

# DS36BC956 Low Power BiCMOS HEX Differential Bus Transceiver

## **General Description**

The DS36BC956 is a low power BiCMOS, six bit RS-485 Differential Bus Transceiver optimally designed for high speed parallel multipoint I/O buses including SCSI-1, -2, -3 and IPI interfaces. The device is offered in a thermally enhanced 48L SSOP package, offering a balance between integration and power dissipation (Junction Temperature) in an extremely small foot print. Three devices can implement a complete SCSI initiator or target interface.

For maximum flexibility the device provides three different types of transceivers. Channel one is a type 1 configuration, with separate receiver output, driver input, and enable pins. Channels 2, 3, 4, 5 are type 2 transceivers, and provide a direction control pin and a bi-directional data pin. These channels are ideal for use on data lines and bi-directional control lines. Channel six is a type 3 transceiver, with a bi-


directional data pin, and separate enable pins. This allows it to be configured as a driver, receiver, or transceiver and is ideal for use on single direction control lines.

### **Features**


- Meets EIA RS-485 multipoint standard
- Meets SCSI-2 differential specifications
- Low power BiCMOS design a vd beliggue at estud
- High speed design/low skew specifications
- Available in thermally enhanced 48L SSOP package
- Glitch free driver outputs on power up and down
- Thermal shutdown protection and reporting pin (TS\*)
- Wide common mode range: -7V to +12V
- 35 mV minimum hysteresis
- Flow-through pin-out

## **Connection Diagram**

48L SSOP DS36BC956



Order Number DS36BC956MEA See NS Package Number MS48A **Logic Diagram** 



Note: \* denotes active LOW pin

TL/F/11874-2

TL/F/11874-1

### **Absolute Maximum Ratings** (Note 1) Electrical Characteristics (Continued) If Military/Aerospace specified devices are required, Storage Temperatrure Range -65°C to +150°C please contact the National Semiconductor Sales Lead Temperature (Soldering 4 Sec) Office/Distributors for availability and specifications. +150°C Maximum Junction Temperature (T,) Supply Voltage (VCC, QVCC) Recommended Operating Input Voltage (DR, DI, CDE, DE/RE\*, DE, RE\*) Driver Output Voltage/Receiver Conditions Input Voltage (OA, OB) -10V to + 15VMax Units Receiver Output Voltage (DR, RO) (88 5.5V Supply Voltage, VCC 4.75 5.25 V Thermal Shutdown Report Pin (TS\*) 5.5V Bus Voltage -7.0 2 3 1 + 12 10 H 2 V V 2 8 Maximum Package Power Dissipation @ + 25°C Operating Temperature (T<sub>A</sub>) 2016 mW 48L SSOP Package DS36BC956 (derate SSOP Package 16.2 mW/°C above +25°C)

## **Electrical Characteristics**

Over recommended supply voltage and operating temperature ranges, unless otherwise specified. (Notes 2, 12)

Symbol	OS Parameter	Conditions	Pin	Min	Тур	Max	Units
DRIVER CI	HARACTERISTICS AO	Am 0.8 = oL 10V = oV		WOJ supr	Lisitner	Diffe	πV
Vo	Output Voltage	$I_O = 0 \text{ mA } (V_{OA}, V_{OB})$	(8)	oltago (Note	/ blons	Vcc	V
V <sub>OD0</sub>	Differential Driver Output Voltage (No Load)	$I_L = 0 \text{ mA}, R_L = \infty \text{ (Figure 1)}$	ent	Note 9) 1.5 Output Cur	-	Vcc	Vust
V <sub>OD1</sub>	Differential Driver Output Voltage (Full Load)	$I_O = 60 \text{ mA}, V_{CM} = 0V$	rent	uO 149510 ®		HAT	R <b>V</b> O
V <sub>OD2</sub>	Differential Driver Output Voltage (Termination Load)	R <sub>L</sub> = 100Ω, (422) ( <i>Figure 1,</i> Note 3)	Ha	0.5 V <sub>OD1</sub>	2.5	CHAMA	VIV
V	DEVRE*, 0.8		WW	2.0 oV	ugal el	Enat	VIL
V a	CDE, -1	$R_L = 54\Omega$ (Figure 1) (485)	age	10V 1.5 10	2.2	Enal	VV
V <sub>OD3</sub>	Differential Driver Output Voltage	$V_{TEST} = -7V \text{ to } +12V$ (Figure 2) (485)	UA,	1.5 L	le Inpu	5.0	V
Δ V <sub>OD2</sub>  , Δ V <sub>OD3</sub>	Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	(Figure 1, Note 4) (422 and 485)	OB <sup>V</sup>	urrent (Note	Input C	0.2	Vill
V <sub>OD4</sub>	Differential Driver Output Voltage (SCSI-3)	+ = IV V0 = trupil rentio		1.0 emu	2.2	Line	y <sub>11</sub>
V <sub>OC</sub>	Driver Common Mode Output Voltage (Note 5)	$R_L = 54\Omega$ or $100\Omega$ (Figure 1) (422 and 485)		-1.0	2.1	3.0	٧
Δ Voc	Change in Magnitude of Common Mode Output Voltage	(Figure 1, Note 4) (422 and 485)		ige LOW	ut Volta	0.2	v.V
V <sub>OH</sub>	Output Voltage HIGH	$I_{OH} = -55 \text{mA}$		2.7	3.0	dold)	V
V <sub>OL</sub>	Output Voltage LOW	$I_{OL} = 55 \text{ mA}$			1.5	1.7	V
VIH	Input Voltage HIGH	DROB, RECON	-	2.0			V
V <sub>IL</sub>	Input Voltage LOW					0.8	٧
V <sub>CL</sub>	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}$	DR, DI			-1.5	V
l <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = 2.4V (Note 6)	Di			20	μĀ
IIL	Input LOW Current	V <sub>IN</sub> = 0.4V (Note 6)			1	-100	μΑ

## **Electrical Characteristics** (Continued)

Over recommended supply voltage and operating temperature ranges, unless otherwise specified. (Notes 2, 12)

Absolute Maximum Ratings (Note 1)


ARACTERISTICS (Continued)  Driver Short-Circuit Output  Current (Note 7)	$V_{O} = -7V$ $V_{O} = 0V$	(485)	A, DE, A	3V <sub>CC</sub> ) CDE, <b>DE</b> Receive	e (V <sub>CC</sub> , ( DR, DI,	-250	Supp
Current (Note 7)				COE, DE	DR, DI,	-250	mA
xsM niM	$V_O = 0V$	(422)	OA,	SAMEORIE			1.00
		V31 1 7 7 V01 -	OB		SO VO	-150	mA
lee 4.75 5.25	$V_0 = +12V$	(485)	(0)	; (DR, F	stioV fu	250	mA
HARACTERISTICS	Bus Voltage	S.6V	TS*)				
Output Voltage HIGH (Figure 3)	V <sub>ID</sub> = 0.20V	$I_{OH} = -0.4  \text{mA}$	+ @ noiteq	2.4	3.3	num Pad	V
	Descendanced	I <sub>OH</sub> = (-0.1 mA	ods DR,Wm	3.0	3.5	rate SSC	ab) V
	V <sub>ID</sub> = Open	$I_{OH} = -0.4 \text{ mA}$	RO	2.4	WO I	naluža	V
Output Voltage LOW	$V_{\text{ID}} = -0.20V$ , $I_{\text{OL}}$	= 8 mA (Figure 3)	no bus ans	lov vlacu	0.3	0.5	V
Differential Input HIGH Threshold Voltage (Note 8)	$V_O = V_{OH}, I_O = -0$ (422 and 485)	0.4 mA	10101	Paran		200	d mV
Differential Input LOW Threshold Voltage (Note 8)			OA, OB	-200	CTERIS	CHARA	mV
lysteresis (Note 9)	The second secon		put Voltage	35	Lisidness	ntic	mV
Short Circuit Output Current	V <sub>O</sub> = 0V (Note 7)		DR, RO	-15	-30	<sup>1</sup> 00	mA
RI-STATE® Output Current	$V_{O} = GND, 0.4V, 2.$	4V, V <sub>CC</sub>	RO NO	uO teyin	rential l	20	μΑ
RACTERISTICS	1000				(Load)	(ii.j-1)	
Enable Input Voltage HIGH	(422), (422)	(Figure 1	ogsiloV Juq	2.0	mination	Diffe (Tet	V
Enable Input Voltage LOW			DE/RE*,			0.8	V
nable Input Clamp Voltage	$I_{CL} = -18  \text{mA}$	PL = 54	CDE,			-1.5	V
nable Input Current HIGH	V <sub>CC</sub> = 5.25V and	Vresr	and the second second	inver Ou	l Isitner	20	μΑ
nable Input Current LOW	$V_{CC} = 3.0V$ (201)	eamblu)				-20	μΑ
ine Input Current (Note 10)	Other Input = 0V	$V_1 = +12V$		agnitude	0.5	1.0	mA
	DE/RE*, CDE, and DE = 0.8V	$V_I = -7V_I$		lary Outp	-0.4	0.8	mA
ine Input Current Power Up/Down)	Other Input = 0V DE/RE*, CDE, and	V <sub>I</sub> = +12V	ОВ		0.5	21.0	mA
-1.0 2.1 8	DE = 2.0V	$V_I = -7V$	Output Vol	NON POL	-0.4	040.8	mA
Output Voltage LOW	I <sub>OL</sub> = 8 mA stold	Mode (Figure	TS*	agnitude	0.3	Cina	Voc
lo Load Supply Current	DR On, REC Off	HIS SSP)		90	16	TBD	mA
	DR Off, REC On	HO	V <sub>CC</sub>	TRO 1 AR	23	TBD	mA
0,1	DR Off, REC Off	101		WOT OF	8	TBD	mA
				THORT I	Senon 1	ugin	HI
DR,							
							H
	Output Voltage HIGH (Figure 3) Output Voltage LOW Oifferential Input HIGH Threshold Voltage (Note 8) Oifferential Input LOW Threshold Voltage (Note 8) Oifferential Input LOW Threshold Voltage (Note 8) Oifferential Input Corrent Output Current HIGH Output Current HIGH Output Current (Note 10) Output Current Output Current Output Current Output Current Output Current Output Current Output Current Output Current Output Current Output Current Output Current Output Current Output Current Output Current Output Current Output Voltage LOW Output Voltage LOW Output Voltage LOW Output Voltage LOW Output Voltage LOW Output Voltage LOW	Output Voltage HIGH (Figure 3)  VID = 0.20V  VID = Open  VID = -0.20V, IOL  Differential Input HIGH Preshold Voltage (Note 8)  Differential Input LOW Preshold Voltage (Note 8)  VO = VOL, IO = 8.0  (422 and 485)  VOM = 0V  Preshold Voltage (Note 8)  VOM = 0V  Preshold Voltage (Note 8)  VOM = 0V  Preshold Voltage HIGH  Preshold HIGH  Preshold HIGH  Preshold HIGH  Preshold HIGH  Preshold HIGH  Preshold HIGH  Preshold HIGH  Preshold HIGH  Preshold HIGH  Presh	Output Voltage HIGH (Figure 3)  VID = 0.20V $I_{OH} = -0.4 \text{ mA}$ $I_{OH} = -0.1 \text{ mA}$ $I_{OH} = -0.1 \text{ mA}$ VID = Open $I_{OH} = -0.4 \text{ mA}$ $I_{OH} = -0.4  mA$	Output Voltage HIGH (Figure 3) $V_{ID} = 0.20V$ $I_{OH} = -0.4 \text{ mA}$ $I_$	Dutput Voltage HIGH (Figure 3)   VID = 0.20V   IOH = -0.4 mA   IOH = -0.1 mA   IOH = -0.1 mA   IOH = -0.1 mA   IOH = -0.4 mA	Putput Voltage HIGH (Figure 3) $V_{ID} = 0.20V \qquad   I_{OH} = -0.4  \text{mA} \\ I_{OH} = -0.1  \text{mA} \\ V_{ID} = Open \qquad   I_{OH} = -0.4  \text{mA} \\ I_{OH} = -0.1  \text{mA} \\ I_{OH} = -0.20  \text{mA} \\ I_{OH} = -0.20  \text{mA} \\ I_{OH} = -0.20  \text{mA} \\ I_{OH} = -0.4  \text{mA} \\ I_{OH} = -0.20  \text{mA} \\ I_{OH}$	Dutput Voltage HIGH (Figure 3)   ViD = 0.20V   IOH = -0.4 mA   IOH = -0.1 mA   IOH = -0.1 mA   IOH = -0.1 mA   IOH = -0.4 mA

Switching Characteristics
Over recommended supply voltage and operating temperature ranges, unless otherwise specified. (Note 12)

Symbol	Parameter	Conditions		Min	Тур	Max	Uni
DRIVER SIN	IGLE-ENDED CHARACTERISTICS	oeouocou	- Company				
t <sub>PZH</sub>	Output Enable Time To High Level	$R_L = 110\Omega$ (Figure 8)	2	HS-0N0	30	60	ns
t <sub>PZL</sub>	Output Enable Time To Low Level	$R_L = 110\Omega$ (Figure 7)			30	60	ns
t <sub>PHZ</sub>	Output Disable Time From High Level	$R_L = 110\Omega$ (Figure 8)		UNU CH	30	60	ns
t <sub>PLZ</sub>	Output Disable Time From Low Level	$R_L = 110\Omega$ (Figure 7)	A	QV <sub>CC</sub>	30	60	ns
DRIVER DIF	FERENTIAL CHARACTERISTICS ( $\Delta V_{CC} = T$	BD mV, $\Delta T_A = TBD^{\circ}C$ )					
t <sub>PLHD</sub>	Differential Propagation Delay (Note 13)	$R_L = 54\Omega$ , $C_L = 50$ pF, CD = 50 pF (Figure 4)	8	tm1	9	tm1+4	ns
	43 OA1	R1 = R3 = $165\Omega$ , R2 = 7 CD = $60 \text{ pF}$ (Figure 5)	5Ω,	tm2	9	tm2+4	ns
t <sub>PHLD</sub>	Differential Propagation Delay (Note 13)	$R_L = 54\Omega$ , $C_L = 50$ pF, CD = 50 pF (Figure 4)	3 7	tm3	9	tm3 + 4	ns
	40 082	R1 = R3 = $165\Omega$ , R2 = 7 CD = $60 \text{ pF}$ (Figure 5)	5Ω,	tm4	9	tm4+4	ns
t <sub>r</sub> , t <sub>f</sub>	Transition Times	$R_L = 54\Omega$ , $C_L = 50$ pF, CD = 50 pF (Figure 4)	01	2	4	16	ns
	38 OA3	R1 = R3 = $165\Omega$ , R2 = 7 CD = $60 \text{ pF}$ (Figure 5)	5Ω,	2 2 2	1 4	16	ns
<sup>t</sup> SKD	t <sub>PLHD</sub> -t <sub>PHLD</sub>   Differential Driver Skew	$R_L = 54\Omega$ , $C_L = 50$ pF, $CD = 50$ pF (Figure 4)	12	3.90 0.83	TBD	TBD	ns
	35 044	R1 = R3 = $165\Omega$ , R2 = 7 CD = $60 \text{ pF}$ (Figure 5)	5Ω,	E3/NE3*	TBD	TBD	ns
t <sub>PZD</sub>	Differential Output Enable Time	$R1 = R3 = 165\Omega, R2 = 7$	5Ω	ARG	30	60	ns
t <sub>PDZ</sub>	Differential Output Disable Time	CD = 60 pF (Figure 6)			30	60	ns
RECEIVER	CHARACTERISTICS ( $\Delta$ V <sub>CC</sub> = TBD mV, $\Delta$ T <sub>A</sub>	= TBD°C)	15	SEA/REA®	3		
t <sub>PLHD</sub>	Differential Propagation Delay	C <sub>L</sub> = 50 pF, (Figure 9)	81	tm5	TBD	tm5+5	ns
t <sub>PHLD</sub>	Differential Propagation Delay			tm6	TBD	tm6+5	ns
t <sub>SKD</sub>	t <sub>PLHD</sub> - t <sub>PHLD</sub>   Differential Receiver Skew		17	ES/RES*	TBD	TBD	ns
t <sub>PZH</sub>	Output Enable Time To High Level	C <sub>L</sub> = 15 pF (Figure 10)	81 ]	200	30	80	ns
t <sub>PZL</sub>	Output Enable Time To Low Level			ung.	30	80	ns
t <sub>PHZ</sub>	Output Disable Time From High Level			930	30	80	ns
t <sub>PLZ</sub>	Output Disable Time From Low Level	4-0-1			30	80	ns

Note: TBD denotes "To Be Determined" and will be specified once characterization of the device is complete.

## Logic Diagram (Continued)



## **Truth Tables**

**TRANSCEIVERS: 2, 3, 4, 5** 

Enables			Driver	Receiver
CDE1	CDE2	DE/RE*	(-)	neceiver
L	X	ELEVINHA-8	OFF	OFF
X	L	Н	OFF (	OFF
L	X	L	OFF	ON
X	L	L	OFF	ON
Н	Н	× vaH	ON	OFF
H VO	Н	L	OFF	ON

### TRANSCEIVERS: 1, 6

DRIVER

-V+	Enables			
CDE1	CDE2	DE DE	Driver	
L V	X	· YO H	OFF	
X mos	Hote 134	205 H	OFF	
L	X		OFF	
TLIF X 1874-19	L	L	OFF	
Н	(it of Wilds o	(High Haim)	ON	
Н	Н	L	OFF	

RECEIVER					
Enable	Receiver				
RE*	Heceiver				
Н	OFF				
L	ON				

Parameter Measurement Information

Note: For REC6 to be active (ON), DE6 must be L (LOW).

FIGURE 4. Driver Differential Propagation Dalay

### DRIVER


Driver	Input	Out	puts
Dilvei	DR or DI	OA	ОВ
OFF	X	Z	Z
ON		L L	Н
ON	T H ***	ТН	L

### RECEIVER

FIGURE 3. Receiver Ou

Receiver	I = 19 Inputs	Output	
C = 50 pF	OA-OB	DR or RO	
OFF	X	Z	
ON	OPEN	H	
ON	≥ +200 mV	H \$ 500	
ON	≤ -200 mV	SL!	

PIGURE 5. Driver Differential Propagation Dalay and Transition Timing with SCSI Termination (Lpune, feetup, feetup, feetup).







FIGURE 6. Driver Differential Enable and Disable Times with SCSI Termination (tpzD, tpDZ)








FIGURE 9. Receiver Differential Propagation Delay Timing (tpLHD, tpHLD)




FIGURE 10. Receiver Enable and Disable Timing (tpzH, tpzL, tpHz, tpLz)

The minimum limit is either 2.0V or 50% of the magnitude of V<sub>OD1</sub>, whichever is greater.

Note 4:  $\Delta$  |V<sub>OD</sub>| and  $\Delta$  |V<sub>OC</sub>| are changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input changes state.

Note 5: In TIA/EIA-422-A and TIA/EIA-485 standards, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage V<sub>OC</sub>.

Note 6: I<sub>IH</sub> and I<sub>IL</sub> include driver input current and receiver TRI-STATE leakage current on DR(2-6).

Note 7: Short one output at a time to avoid causing a thermal shutdown of the device due to excessive power dissipation.

Note 8: Threshold parameter limits specified as an algebraic value rather than by magnitude.

Note 9: Hysteresis defined as  $V_{HST} = V_{TH} - V_{TL}$ .

Note 10: I<sub>IN</sub> includes the receiver input current and TRI-STATE leakage current.

Note 11: Total package supply current: (Injury) Training (Injury): Naceivar Differential Propagation Delay Training (Injury):

Note 12: All typicals are given for  $V_{CC}=5.0V$  and  $T_A=+25^{\circ}C$ .

Note 13: Differential propagation delays are calculated from single-ended propagation delays at the cross point.

Note 14: The input pulse is supplied by a generator having the following characteristics: f = 1.0 MHz, 50% duty cycle,  $t_r$  and  $t_f < 6.0 \text{ ns}$ ,  $Z_0 = 50\Omega$ .

Note 15: CL includes probe and stray capacitance.

Note 16: Diodes are 1N916 or equivalent.

#### **Pin Descriptions**

V<sub>CC</sub> (Pins 34, 39)—**Power Supply Pin:** Positive power supply pins for TIA/EIA-485 driver output structures. Both pins must be connected to power supply rail for proper operation of the drivers. V<sub>CC</sub> range is specified from 4.75V to 5.25V, nominally 5.0V.

**GND** (Pins 29, 44)—**Ground Pin:** Ground pins for TIA/EIA-485 driver output structures. Both pins must be connected to ground plane for proper operation of the drivers.

 $\mathbf{QV_{CC}}$  (Pin 4)—Quiet Power Supply Pin: Positive power supply pin for internal driver logic, thermal shutdown circuitry, and receivers. This pin must be connected to a power supply rail for the device to operate properly.  $\mathbf{QV_{CC}}$  range is specified from 4.75V to 5.25V, nominally 5.0V.

QGND (Pin 21)—Quiet Ground Pin: Ground pin for internal driver logic, thermal shutdown circuitry, and receivers. This pin must be connected to a ground plane for the device to operate properly.

HS-GND (Pins 1, 2, 3, 22, 23, 24, 25, 26, 27, 46, 47, 48)— Heat Sink Ground Pin: Ground pins connected internally to an enhanced lead frame to improve the thermal performance of the package. These pins should be connected to the ground plane for maximum heat transfer. Additional PCB copper foil can be added to further enhance the thermal capabilities of the package.

CDE1,2 (Pins 45, 5)—Common Driver Enable: Common Driver Enable for TRI-STATE control of driver output stage. A HIGH on the driver enable pins enables the driver outputs. A LOW on a CDE pin will TRI-STATE all driver outputs.

**DE1,6** (Pins 8, 19)—**Driver Enable:** Driver Enable for TRI-STATE control of driver output stage. A HIGH on the driver enable pins enables the driver output. A LOW on a DE pin will TRI-STATE the respective channels driver outputs.

**DI1** (Pin 7)—**Driver Input Pin:** TTL/CMOS pin that is used as driver input.

RE\*1,6 (Pins 9, 20)—Receiver Enable Bar: Receiver Enable for TRI-STATE control of receiver output stage. A LOW on this pin enables the receiver output. A HIGH on this pin will TRI-STATE the respective channel's receiver output.

DE/RE\*2,3,4,5 (Pins 11 13, 15, 17)—Driver Enable/Receiver Enable Bar: Driver Enable/Receiver Enable pin provides direction control of the respective transceiver. A HIGH on this pin enables the driver output and will TRI-STATE the receiver output stage. A LOW on this pin will TRI-STATE the driver outputs and enable the receiver output stage.

DR2,3,4,5,6 (Pins 10, 12, 14, 16, 18)—Driver Input/Receiver Output Pin: Bi-directional TTL/CMOS pin that is used as driver input or receiver output depending upon the state of the enable pins. The driver input accepts TTL/CMOS levels. The receiver output stages are specified with TTL and CMOS loading conditions.

OA1,2,3,4,5,6 (Pins 43, 41, 38, 36, 33, 31)—True Driver Output/Receiver Input Pin: This pin is the true driver output (same state as input state) or the true receiver input pin depending upon enable state.

OB1,2,3,4,5,6 (Pins 42, 40, 37, 35, 32, 30)—Inverted Driver Output/Receiver Input Pin: This pin is the inverted driver output (opposite state of input) or the inverted receiver input pin depending upon enable state.

TS\* (Pin 28)—Thermal Shutdown: This pin reports the occurrence of thermal shutdown which will TRI-STATE the driver outputs. Thermal shutdown typically results from severe bus faults which produce excessive on chip power dissipation. If this power dissipation elevates the function temperature above +150°C, the internal thermal shutdown circuitry is triggered and the TS\* pin is asserted. The TS\* pin is an open collector pin. This allows the TS\* outputs of several devices to be wire ORed.

RO1 (Pin 6)—Receiver Output Pin: The receiver output pin is specified with TTL and CMOS loading conditions.



## DS75176B/DS75176BT Multipoint RS-485/RS-422 Transceivers

#### General Description and what separate

The DS75176B is a high speed differential TRI-STATE® bus/line transceiver designed to meet the requirements of EIA standard RS485 with extended common mode range (+12V to -7V), for multipoint data transmission. In addition, it is compatible with RS-422. Whom Is

The driver and receiver outputs feature TRI-STATE capability, for the driver outputs over the entire common mode range of +12V to -7V. Bus contention or fault situations that cause excessive power dissipation within the device are handled by a thermal shutdown circuit, which forces the driver outputs into the high impedance state.

DC specifications are guaranteed over the 0 to 70°C temperature and 4.75V to 5.25V supply voltage range.

#### **Features**

■ Meets EIA standard RS485 for multipoint bus transmission and is compatible with RS-422.


If Military/Aerospace specified devices are required.

- Small Outline (SO) Package option available for minimum board space.
- 22 ns driver propagation delays.
- Single +5V supply.
- -7V to +12V bus common mode range permits ±7V ground difference between devices on the bus.
- Thermal shutdown protection.
- High impedance to bus with driver in TRI-STATE or with power off, over the entire common mode range allows the unused devices on the bus to be powered down
- Pin out compatible with DS3695/A and SN75176A/B.

TI /F/8759-1

- Combined impedance of a driver output and receiver input is less than one RS485 unit load, allowing up to 32 transceivers on the bus.
- 70 mV typical receiver hysteresis.

# **Connection and Logic Diagram**



**Top View** Order Number DS75176BN, DS75176BTN, DS75176BM or DS75176BTM See NS Package Number N08E or M08A

> lot = 16 mA (Note 7) Vcc = Max

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V <sub>CC</sub>	7V
Control Input Voltages	7V
Driver Input Voltage	revienary
Driver Output Voltages	+15V/ -10V
Receiver Input Voltages (DS75176B)	+15V/-10V
Receiver Output Voltage	5.5V
Continuous Power Dissipation @25°C	
for M Package notice applied (OR	675 mW (Note 5)
for N Package	900 mW (Note 4)

Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 4 seconds) 260°C

# Recommended Operating Conditions

nt RS-485/RS-422	Min	Max	Units
Supply Voltage, V <sub>CC</sub>	4.75	5.25	V
(Separate or Common Mode)		12 12 de	
Operating Free Air Temperature TA			
DS75176B	0	+70	°C
DS75176BT also miogritum to	-40	+85	°C
Differential Input Voltage, 27 days eld			
VID (Note 6) entired stugituo review	-12	+12	V

### Electrical Characteristics (Notes 2 and 3)

 $0^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  70°C, 4.75V < V<sub>CC</sub> < 5.25V unless otherwise specified in million notinging between several section 1.

m 22 ns driver propagation delays

ykqque V6+ stoni8 æ

Symbol	TRAIN IN 19 YOU Parameter	h impedance t	OH M SHOTOLU	conditions	Min	Тур	Max	Units
V <sub>OD1</sub>	Differential Driver Output Voltage (Unloaded)	s the unused on the second of		are guaranteed over the 0 to		ficeq	a C <sub>5</sub> I hsted	V
V <sub>OD2</sub>	Differential Driver Output			$R = 50\Omega$ ; (RS-422) (Note 7)	2			V
-ni 19vis	Voltage (with Load)		M Cot	$R = 27\Omega$ ; (RS-485)	1.5			V
ΔV <sub>OD</sub>	Change in Magnitude of Drive Differential Output Voltage Fo Complementary Output States	sceivers on the	pun trai is 70				0.2	V
V <sub>OC</sub>	Driver Common Mode Output Voltage			$R = 27\Omega$	oito	ean	3.0	V
Δ V <sub>OC</sub>	Change in Magnitude of Drive Common Mode Output Voltag For Complementary Output States		02781768	T-oa			0.2	V
V <sub>IH</sub>	Input High Voltage				2			V
V <sub>IL</sub>	Input Low Voltage	17 00 / Ri	DI, DE,	RE-2			0.8	
V <sub>CL</sub>	Input Clamp Voltage	1	RE, E	$I_{IN} = -18 \text{ mA}$			-1.5	
I <sub>IL</sub>	Input Low Current	IR \ 00 - 0		$V_{IL} = 0.4V$			-200	μΑ
I <sub>IH</sub>	Input High Current	_1	130-7	$V_{IH} = 2.4V$			20	μΑ
I <sub>IN</sub>	Input	DO/RI, DO/RI	V <sub>CC</sub> = 0V or 5.25V	V <sub>IN</sub> = 12V			+1.0	mA
	Current	L	DE = 0V	$V_{IN} = -7V$			-0.8	mA
V <sub>TH</sub>	Differential Input Threshold Voltage for Receiver	to Meartave	$-7V \le V_{CM} \le + 12$	V	-0.2		+0.2	٧
$\Delta V_{TH}$	Receiver Input Hysteresis	18E or MOSA	$V_{CM} = 0V$	See MS		70		mV
V <sub>OH</sub>	Receiver Output High Voltage		$I_{OH} = -400 \mu A$		2.7			V
V <sub>OL</sub>	Output Low Voltage	RO	I <sub>OL</sub> = 16 mA (Note 7)				0.5	V
lozr	OFF-State (High Impedance) Output Current at Receiver		$V_{CC} = Max$ $0.4V \le V_O \le 2.4V$				±20	μΑ
R <sub>IN</sub>	Receiver Input Resistance		$-7V \le V_{CM} \le +12V$	1	12			kΩ
Icc	Supply Current		No Load	Driver Outputs Enabled			55	mA
			(Note 7)	Driver Outputs Disabled			35	mA

Switching Time Waveforms

#### Electrical Characteristics (Notes 2 and 3)

 $0^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  70°C, 4.75V < V<sub>CC</sub> < 5.25V unless otherwise specified (Continued)

Symbol	Parameter va.	Conditions	Min	Тур	Max	Units
Iosp	Driver Short-Circuit	V <sub>O</sub> = -7V (Note 7)			-250	mA
	Output Current	V <sub>O</sub> = +12V (Note 7)			+250	mA
Iosr	Receiver Short-Circuit Output Current	V <sub>O</sub> = 0V	-15		-85	mA

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for  $V_{CC}=5V$  and  $T_A=25^{\circ}C$ .

Note 4: Derate linearly at 5.56 mW/°C to 650 mW at 70°C.

Note 5: Derate linearly @ 6.11 mW/°C to 400 mW at 70°C.


Note 6: Differential - Input/Output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.


Note 7: All worst case parameters for which note 7 is applied, must be increased by 10% for DS75176BT. The other parameters remain valid for  $-40^{\circ}\text{C} < T_{\text{A}} < +85^{\circ}\text{C}$ .

#### Switching Characteristics V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C and of round a soluble

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PLH</sub>	Driver Input to Output	$R_{LDIFF} = 60\Omega$		12	22	ns
t <sub>PHL</sub>	Driver Input to Output	$C_{L1} = C_{L2} = 100  pF$		17	22	ns
t <sub>r</sub>	Driver Rise Time	$R_{LDIFF} = 60\Omega$			18	ns
t <sub>f</sub>	Driver Fall Time	$C_{L1} = C_{L2} = 100 \text{ pF}$ (Figures 3 and 5)			18	ns
t <sub>ZH</sub>	Driver Enable to Output High	C <sub>L</sub> = 100 pF (Figures 4 and 6) S1 Open		29	100	ns
tzL	Driver Enable to Output Low	C <sub>L</sub> = 100 pF (Figures 4 and 6) S2 Open	VIBS YJJAMROV	31	60	ns
t <sub>LZ</sub>	Driver Disable Time from Low	C <sub>L</sub> = 15 pF (Figures 4 and 6) S2 Open	7	13	30	ns
tHZ	Driver Disable Time from High	C <sub>L</sub> = 15 pF (Figures 4 and 6) S1 Open		19	200	ns
t <sub>PLH</sub>	Receiver Input to Output	C <sub>L</sub> = 15 pF (Figures 2 and 7)	THERMO	30	37	ns
t <sub>PHL</sub>	Receiver Input to Output	S1 and S2 Closed	(RMALLY HIB	32	37	ns
t <sub>ZL</sub>	Receiver Enable to Output Low	C <sub>L</sub> = 15 pF (Figures 2 and 8) S2 Open		15	20	ns
tzHersvevin	Receiver Enable to Output High	C <sub>L</sub> = 15 pF (Figures 2 and 8) S1 Open		11	20	ns
t <sub>LZ</sub>	Receiver Disable from Low	C <sub>L</sub> = 15 pF (Figures 2 and 8) S2 Open		28	32	ns
t <sub>HZ</sub>	Receiver Disable from High	C <sub>L</sub> = 15 pF (Figures 2 and 8) S1 Open		13	35	ns







Note: S1 and S2 of load circuit are closed except as otherwise mentioned.

FIGURE 2

0 CL1 = 100pf

CL2 = 100pf

TL/F/8759-4

FROM OUTPUT
UNDER YEST


(INCLUDES PROBE
AND JIE
CAPACITANCE)

T

Note: Unless otherwise specified the switches are closed.

FIGURE 4





### **Switching Time Waveforms (Continued)**




FIGURE 8. Receiver Enable and Disable Times

TI /F/8750\_0

#### **Function Tables**

DS75176B Transmitting

	Inputs	ectively	Line	out Out	puts	nd active low Enable, commo
RE	DE	DI	Condition	DO	DO	174 features separate active pair. Compatible RS-485 rece
Х	1	1	No Fault	00 old r	umilgo i	ters are also offered to provid
X	1	0	No Fault	73,089	0 91	The respective device types a
X	0	X	X	Z	Z	176 AND DS96177.
X	1	X	Fault	Z	Z	

#### **DS75176B Receiving**

15-Leed	Inp	outs	Outputs
RE	DE	RI-RI	RO
0	0	≥ +0.2V	23V1 87
0	0.2	≤ -0.2V	0
0	0	Inputs Open**	1
1	0	X	Y Z


X — Don't care condition

Z — High impedance state

Fault — Improper line conditions causing excessive power dissipation in the driver, such as shorts or bus contention situations

\*\*This is a fail safe condition

### **Typical Application**



TL/F/8759-11


# มวราชา / 2/มวราช 172/มวราช #### **General Description**

The DS96172 and DS96174 are high speed guad differential line drivers designed to meet EIA Standard RS-485. The devices have TRI-STATE® outputs and are optimized for balanced multipoint data bus transmission at rates up to 10 Mbps. The drivers have wide positive and negative common mode range for multipoint applications in noisy environments. Positive and negative current-limiting is provided which protects the drivers from line fault conditions over a +12V to -7.0V common mode range. A thermal shutdown feature is also provided and occurs at junction temperature of approximately 160°C. The DS96172 features an active high and active low Enable, common to all four drivers. The DS96174 features separate active high Enables for each driver pair. Compatible RS-485 receivers, transceivers, and repeaters are also offered to provide optimum bus performance. The respective device types are DS96173, DS96175, DS96176 AND DS96177.

#### **Features**

- Meets EIA Standard RS-485 and RS-422A
- Monotonic differential output switching
- Transmission rate to 10 Mbs
- TRI-STATE outputs
- Designed for multipoint bus transmission
- Common mode output voltage range: -7V to +12V
- Operates from single +5V supply
- Thermal shutdown protection
- DS96172/DS96174 are lead and function compatible with the SN75172/75174 or the AM26LS31/MC3487 respectively

#### **Connection Diagrams**



Order Number DS96172CJ or DS96174CJ
See NS Package Number J16A
Order Number DS96172CN or DS96174CN
See NS Package Number N16A

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office/Distributors for availability	and specifications.
Storage Temperature Range Ceramic DIP Molded DIP Operating Temperature Range	-65°C to +175°C -65°C to +150°C 0°C to +70°C
Lead Temperature Ceramic DIP (soldering, 60 sec.) Molded DIP (soldering, 10 sec.)	300°C 265°C
Supply Voltage  Enable Input Voltage	5.5V
Maximum Power Dissipation*	5.5V
J-Cavity Package N-Molded Package	1.74W 1.98W

<sup>\*</sup>Derate cavity package 14 mW/°C above 25°C; derate molded DIP package with groups and further proved acutes a contract "agricultural acute and acute and acute acu

# Recommended Operating

-	THE STATE OF THE PARTY OF THE P				
	pply Voltage (V <sub>CC</sub> )  Min 4.7	5	<b>Typ</b> 5	Max 5.25	Units
Out	Voltage (V <sub>OC</sub> )  Eput Current HIGH (I <sub>OH</sub> )  Eput Current LOW (I <sub>OL</sub> )  Erating Temperature (T <sub>A</sub> )  0		25	+ 12 - 60 60 70	V mA mA °C
	leval woul of emiT elda				
			Output		

#### **Electrical Characteristics**

over recommended temperature and supply voltage ranges, unless otherwise specified (Notes 2 and 3) and constant the state of the state

Symbol	of level rigid a most Parameter of efficient wood in	Annual Control of the		Min	Тур	Max	Units
V <sub>IH</sub>	Input Voltage HIGH	Judino ows sup to	5, Voc. which is the average is	2	ts RS-422A	elia Stande	٧
V <sub>IL</sub>	Input Voltage LOW					0.8	V
V <sub>OH</sub>	Output Voltage HIGH	$I_{OH} = -20$	) mA	Imen.	3.1	1979m	V
VOL	Output Voltage LOW	I <sub>OL</sub> = 20 m	ıA .		0.8		V
V <sub>IC</sub>	Input Clamp Voltage	$I_{\rm I} = -18  {\rm n}$	nA			-1.5	V
V <sub>OD1</sub>	Differential Output Voltage	$I_O = 0 \text{ mA}$				6	V
V <sub>OD2</sub>	Differential Output Voltage	$R_L = 54\Omega$ ,	Figure 1	1.5	2		V
#		$R_L = 1000$	, Figure 1	2	2.3		V
Δ V <sub>OD</sub>	Change in Magnitude of Differential Output Voltage (Note 4)		or 100Ω, <i>Figure 1</i>	OIFE		±0.2	V
Voc	Common Mode Output Voltage (Note 5)	$R_L = 54\Omega$ ,				3	V
Δ V <sub>OC</sub>   v	Change in Magnitude of Common Mode Output Voltage (Note 4)	1 3	ILL			±0.2	V
lo W	Output Current with Power Off	$V_{CC} = 0V$ ,	$V_0 = -7.0V \text{ to } 12V$		7	±100	μΑ
loz	High Impedance State Output Current	$V_0 = -7.0$	V to 12V		±50	±200	μΑ
#2.5V HI	Input Current HIGH	$V_1 = 2.7V$	中一十二十二	6	710 9	20	μΑ
IIL Väls-a	Input Current LOW	$V_I = 0.5V$	Total Service	10 15 AUG	-	-100	μΑ
los	Short Circuit Output Current	$V_0 = -7.0$	V	(Note 3)	-	-250	
IL/F/9625-6	(Note 6)	$V_O = 0V$	URE 2. Differential Qu	014		-150	mA
		$V_{O} = V_{CC}$				150	IIIA
		V <sub>O</sub> = 12V				250	
Icc	Supply Current (All Drivers)	No Load	Outputs Enabled		50	70	mA
			Output Disabled		50	60	IIIA

### Switching Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C (1 stol) applies mumixaM stuloadA

Symbol	Parameter 20001001	Conditions	Min	Тур	Max	Units
t <sub>DD</sub>	Differential Output Delay Time	$R_L = 60\Omega$ , Figure 2	ility and s	delia15 rol	e o 25 linta	ns
t <sub>TD</sub>	Differential Output Transition Time	Contract Cont		15	25	ns
tPLH 0a	Propagation Delay Time, Low-to-High Level Output	$R_L = 27\Omega$ , Figure 3		12 egneR er	DIP 02	hebloM ns Decating
tPHL	Propagation Delay Time, High-to-Low Level Output	300°C Opt	(.)	jes 0 <sup>12</sup> ,gnn	20	neT bee. ns imared
t <sub>PZH</sub>	Output Enable Time to High Level	$R_L = 110\Omega$ , Figure 4		30	45	ns
t <sub>PZL</sub>	Output Enable Time to Low Level	$R_L = 110\Omega$ , Figure 5		30	45/	ns
t <sub>PHZ</sub>	Output Disable Time from High Level	$R_L = 110\Omega$ , Figure 4	N/	25	Powes Diss	numns
t <sub>PLZ</sub>	Output Disable Time from Low Level	$R_L = 110\Omega$ , Figure 5		30	45	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to +70°C range for the DS96172/DS96174. All typicals are given for  $V_{CC} = 5V$  and  $T_A = 25$ °C.

Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4:  $\Delta$  |V<sub>OD</sub>| and  $\Delta$ |V<sub>OC</sub>| are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub> respectively, that occur when the input is changed from a high level to a low level.

Note 5: In EIA Standards RS-422A and RS-485, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage, V<sub>OS</sub>.

Note 6: Only one output at a time should be shorted.

#### **Parameter Measurement Information**




FIGURE 1. Differential and Common Mode Output Voltage

TL/F/9626-4





FIGURE 2. Differential Output Delay and Transition Times

**Function Tables** 

#### Parameter Measurement Information (Continued) $R_1 = 27\Omega$ tPLH -VOH GENERATOR **≤** 50Ω (Note 1) OUT ENABLED -2.3V (Note 3) OUT VOL TL/F/9626-7 TL/F/9626-8



TL/F/9626-9 FIGURE 4. tpZH and tpHZ




FIGURE 5. tpZL and tpLZ

Note 1: The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, duty cycle = 50%,  $t_f \le 5.0$  ns,  $t_f \le 5.0$  ns,  $t_Q = 50\Omega$ . Note 2: CL includes probe and jig capacitance.

Note 3: DS96172 with active high and active low Enables is shown here. DS96174 has active high Enable only.

Note 4: To test the active low Enable E of DS96172, ground E and apply an inverted waveform to E. DS96174 has active high Enable only.

### **Function Tables**

DS96172

Input	En	ables	Outp	uts
Α	E	E. Japan	Ψ Υ	Z
Н	-H-	X	H y	L
L ye.	-/-H	X	L TUO	Н
JoH	X	1	ALEXE STORY AND ADDRESS OF THE PARTY AND ADDRE	L
L	X	La- 3103	L	Н
X	L	H	Z	Z

DS96174


Parameter Measurement Information (Continued)

Input	Enable		Outputs
	Litable	Υ	Z
L H OF	Н	ŠH	BOTASTRE
TL	H	<sup>BUC</sup> ≩L	(1 stolff
X		Z	Z

H = High Level
L = Low Level

X = Immaterial Z = High Impedance (off)

# Typical Application



TL/F/9626-13

FIGURE 6

Note: The line length should be terminated at both ends in its characteristic impedance.

Stub lengths off the main line should be kept as short as possible.



OV or 3V

ORHERATOR

SOA

(Note 1)

ORHERATOR

SOA

(Note 2)

FIGURE 5. (pzt and tptz

Note 1: The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, duty cycle = 50%,  $\psi \le 5.0$  ns,  $\psi \le 5.0$  ns,  $Z_{\rm O} = 50\Omega$ .

Note 3: 0596172 with active high and active low Enables is shown here. D596174 has active high Enable only.

Note 4: To test the active low Enable E of 0596172, ground E and apply an inverted waveform to E. D596174 has active high Enable only.



## DS96F172C/DS96F172M/DS96F174C/DS96F174M EIA-485/EIA-422 Quad Differential Drivers

#### **General Description**

The DS96F172 and the DS96F174 are high speed quad differential line drivers designed to meet EIA-485 Standards. The DS96F172 and the DS96F174 offer improved performance due to the use of L-FAST bipolar technology. The use of LFAST technology allows the DS96F172 and DS96F174 to operate at higher speeds while minimizing power consumption.

The DS96F172 and the DS96F174 have TRI-STATE® outputs and are optimized for balanced multipoint data bus transmission at rates up to 15 Mbps. The drivers have wide positive and negative common mode range for multipoint applications in noisy environments. Positive and negative current-limiting is provided which protects the drivers from line fault conditions over a +12V to -7.0V common mode range. A thermal shutdown feature is also provided. The DS96F172 features an active high and active low Enable, common to all four drivers. The DS96F174 features separate active high Enables for each driver pair.


#### **Features**


- Meets EIA-485 and EIA-422A standards / lugal bidsa=
- Monotonic differential output switching
- **■** TRI-STATE outputs
- Designed for multipoint bus transmission
- Common mode output voltage range: -7.0V to +12V

Absolute Maximum Ratings (Note 1) Specifications for the 883 version of this product are

- Operates from single +5.0V supply
- Reduced power consumption
- Thermal shutdown protection
- DS96F172 and DS96F174 are lead and function compatible with the SN75172/174 or the AM26LS31/MC3487
- Military temperature range available
- Qualified for MIL-STD-883C WOJ spaffoV Jugal
- Standard military drawings available (SMD)
- Available in DIP (J), LCC (E), and Flatpak (W) packages

#### **Logic Diagrams**





#### Function Tables (Each Driver)

#### DS96F172

Input	Ena	ble	Outputs	
A	E	Ē	Υ	Z
H	Н	X	Н	L
L	Н	X	L	Н
Н	X	Line	H H	O L
L	X	L he	desitishunt	Н
X	L	Н	Z	Z

#### DS96F174

Input	Enable	Outpu	
A	E	Y (3 etc	VI) Z
H	Н	Н	L
L	Н	L	Н
X	LanguinG	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	Z

H = High Level

X = Don't Care

L = Low Level

Z = High Impedance (Off)

	,		Min	Typ	Max	Units
Storage Temperature Range (T <sub>STG</sub> ) Lead Temperature (Soldering, 60 sec.) Maximum Package Power Dissipation* a	-65°C to +175°C 300°C	Supply Voltage (V <sub>CC</sub> ) DS96F172C/DS96F174C DS96F172M/DS96F174M	4.75 4.50	5.0 5.0	5.25 5.50	V
Ceramic DIP (J)	1500 mW	Common Mode Output Voltage (VOC)	-7.0	a le	+12.0	V
Supply Voltage Enable Input Voltage as ASSN-AIB bits	ARE THE RESIDENCE OF THE PERSON NAMED IN CO.	Output Current HIGH (IOH)	dt has	62123	-60	_mA
*Derate "J" package 10 mW/°C above 25°C.		Output Current LOW (I <sub>OL</sub> )			60	mA
	TRI-STATE ou	Operating Temperature (T <sub>A</sub> ) DS96F172C/DS96F174C DS96F172M/DS96F174M	0 -55		+70 +125	o °C

## **Electrical Characteristics**

Symbol	Parameter 283 bas 271 MA ent to Parameter 283 bas 271	Haded M abiw Col	to to belanced multipoint to 15 Mbps. The another common mode range for	Min	Typ (Note 1)	Max	Units
V <sub>IH</sub>	Input Voltage HIGH	negative MC348	nvironments. Positive and	2.0	n ni anois	spilogs	V
VIL	Input Voltage LOW DEBB-GTZ-JIM not be	vers rrom	$T_A = 0$ °C to $+70$ °C	ivo ar	elimining is	0.8	V
	rd military drawings available (SMD)	ded. The 🗷 Stands	$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$	durla	A thermal	0.7	
V <sub>OH</sub>	Output Voltage HIGH	$I_{OH} = -33 \text{ mA}$	$T_A = 0$ °C to $+70$ °C	3.0	1/2 festur	DS95H	V
V <sub>OL</sub>	Output Voltage LOW	$I_{OL} = 33 \text{ mA}$	$T_A = 0$ °C to $+70$ °C	eldan	tive high B	2.0	V
V <sub>IC</sub>	Input Clamp Voltage	$I_{\rm I} = -18  \rm mA$				-1.5	V
V <sub>OD1</sub>	Differential Output Voltage	$I_O = 0 \text{ mA}$	16	ran	c Diag	6.0	V
V <sub>OD2</sub>	Differential Output Voltage	$R_L = 54\Omega$ , Figure 1	$T_A = -55^{\circ}C_{93198983}$	1.2	2.0		
15,23	1A ZA 3A 4A	61, 2		1.5	3JBAM3		V
Y	1 1 1 1	$R_L = 100\Omega$ , Figure 1	1A 2A 3A	2.0	2.3	3	
V <sub>OD</sub>	Differential Output Voltage	Figure 1a	$T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$	1.0		5	V
Δ VOD	Change in Magnitude of Differential	$R_L = 54\Omega$ or $100\Omega$ ,	-40°C to +125°C			±0.2	V
L	Output Voltage (Note 4)	Figure 1	-55°C to +125°C	-	Y	±0.4	V
Voc	Common Mode Output Voltage (Note 5)	$R_L = 54\Omega \text{ or } 100\Omega, F$	igure 1			3.0	V
Δ V <sub>OC</sub>	Change in Magnitude of Common Mode Output Voltage (Note 4)	$R_L = 54\Omega \text{ or } 100\Omega, F$	igure 1		oo <sup>V</sup>	±0.2	٧
lo	Output Current with Power Off	$V_{CC} = 0V, V_{O} = -7.$	0V to +12V			±50	μА
loz	High Impedance State Output Current	$V_0 = -7.0V \text{ to } + 12V$	BS (Each Driver)	ids	±20	±50	μΑ
l <sub>IH</sub>	Input Current HIGH	V <sub>I</sub> = 2.4V	07770000			20	μА
l <sub>IL</sub>	Input Current LOW	V <sub>I</sub> = 0.4V	217 104013			-50	μА
los	Short Circuit Output Current	$V_0 = -7.0V$	Total State of the		- 12	-250	
25	(Note 6)	$V_O = 0V$	1 2			-150	mA
-	н н	$V_O = V_{CC}$	H X			150	IIIA
- H	.1 14	$V_0 = +12V$	JX			250	
lcc	Supply Current (All Drivers)	No Load	Outputs Enabled			50	mA
Iccx	Level X = Don't Care	rigiH = H	Outputs Disabled			30	IIIA

#### COMMERCIAL

Switching Characteristics V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C (1.60M) against A mumixaM equipsed A

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>DD</sub>	Differential Output Delay Time	$R_L = 60\Omega$ , Figure 2	product. Fi	ald1501	20	ns
t <sub>TD</sub> 08	Differential Output Transition Time	National Semi-	fiscal focal	15	22	ns
tpLH 0.S1	Propagation Delay Time, Low-to-High Level Output	$R_L = 27\Omega$ , Figure 3	- (öt (bes)	12 12	16	Teganotic sn ead Ten
t <sub>PHL</sub> 00	Propagation Delay Time, High-to-Low Level Output	Outo Outo	etion* at 2	12	16	mumixsh imanins
t <sub>ZH</sub> ast	Output Enable Time to High Level	$R_L = 110\Omega$ , Figure 4		25	32	in a ns
t <sub>ZL</sub>	Output Enable Time to Low Level	$R_L = 110\Omega$ , Figure 5		25	32 06	V v ns
t <sub>HZ</sub>	Output Disable Time from High Level	$R_L = 110\Omega$ , Figure 4	formati in de Pil	25	30	ns
t <sub>LZ</sub>	Output Disable Time from Low Level	$R_L = 110\Omega$ , Figure 5		20	25	Wm Ins
<sup>†</sup> LZL	Output Disable Time from Low Level with Load Resistor to GND (Note 7)	Figure 5	epitein ge and op	300	cal Cha	rio al and
tSKEW	Driver Output to Output	$R_L = 60\Omega$	No.	1.0	4.0	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS96F172M/DS96F174M and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS96F172C/DS96F174C. All typicals are given for  $V_{CC} = 5V$  and  $T_{A} = 25^{\circ}$ C.

Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are reference to ground unless otherwise specified.

Note 4:  $\Delta |V_{OD}|$  and  $\Delta |V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$  respectively, that occur when the input is changed from a high level to a low level. Note 5: In EIA-422A and EIA-485 standards, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage,  $V_{OS}$ . Note 6: Only one output at a time should be shorted.

R<sub>L</sub> = 100Ω, V<sub>CC</sub> = 4.5V, Figure 1

Note 7: For more information see Application Bulletin, contact Product Marketing.

	Output Voltage (Note 4)	V <sub>OC</sub> = 4.5V, Figure 1				
Voc	Common Mode Output Voltage (Note 5)	RL = 540 or 1000, Figu	DS96F172CJ	lumber:	der Nu	Or
ooV A		$R_L = 54\Omega$ or $100\Omega$ , $V_{CC}$	DS96F172CN VC. A DS96F172MJ DS96F174CJ			٧
						Au
	High Impedance State Output Current	J16A or N16A	NS Package Number			
		$V_1 = 2.4V$				
	Short Circuit Output Current					
		20V = 0V				
	Supply Current (All Drivers)		Outputs Enabled			Am
			Outputs Disabled			

#### MIL-STD-883C

#### Absolute Maximum Ratings (Note 1)

The 883 specifications are written to reflect the Rel Electrical Test Specifications (RETS) established by National Semiconductor for this product. For a copy of the latest RETS please contact your local National Semiconductor sales office or distributor.

-65°C to +175°C Storage Temperature Range (TSTG) Lead Temperature (Soldering, 60 sec.)

Maximum Package Power Dissipation\* at 25°C

Ceramic LCC (E) 2000 mW Ceramic DIP (J) 1800 mW Ceramic Flatpak (W) 1000 mW Supply Voltage 7.0V **Enable Input Voltage** 5.5V

\*Above T<sub>A</sub> = 25°C, derate "E" package 13.4, "J" package 12.5, "W" package 7.1 mW/°C

#### Recommended Operating Conditions

Conditions and an arming					
Supply Voltage (V <sub>CC</sub> )	Min	Тур	Max	Units	
	1.50	5.0	5.50	V	
Common Mode Output Voltage (Voc)		Propag	+12.0	HVol	
Output Current HIGH (I <sub>OH</sub> )			-60	mA	
Output Current LOW (IOL)			60	.mA	
Operating Temperature (T <sub>A</sub> )					
	-55		+125		
ale Time to Love Level B					

#### **Electrical Characteristics**

Over recommended supply voltage and operating temperature range unless otherwise specified (Notes 2 & 3)

300°C

Symbol	Parameter	1000 = 1Fl Conditions JudisO of JudisO		Min	Max	Units
V <sub>I</sub> H oliveb a	Input Voltage HIGH is cert? begins sup ed for	which the safety of the device can	Hadings" are those values beyond v	2.0	etuloedA"	V
VIL 010 ent	Input Voltage LOW ASSTRAGED of the agree of	he -55°C to +125°C temperatur	T <sub>A</sub> = 25°C	erwisa s	0.8	S et V
		given for $V_{\rm DC}=5V$ and $T_{\rm A}=2$	$T_A = -55^{\circ}\text{C}, \text{ or } +125^{\circ}\text{C}$	he DSB8	0.7	0.07.A
V <sub>IC</sub>	Input Clamp Voltage	$I_1 = -18 \text{ mA}$	area to terminal and event correspond		-1.5	V
V <sub>OD1</sub>	Differential Output Voltage	IO = 0 mA gen oov bits gov to sublinger in segrence and ensign		d AlVoc	6.0	٧
V <sub>OD2</sub>	Differential Output Voltage	$R_L = 54\Omega$ , $V_{CC} = 4.5V$	$T_A = -55^{\circ}C$	1.2	Only one	Note 6
		Figure 1 .gmileshald toubon	T <sub>A</sub> = 25°C, or +125°C	1.5	For more	T of VI
		$R_L = 100\Omega, V_{CC} = 4.5V$	I, Figure 1	2.0		
Δ V <sub>OD</sub>	Change in Magnitude of Differential	$R_L = 54\Omega \text{ or } 100\Omega,$	T <sub>A</sub> = 25°C, or +125°C		±0.2	V
	Output Voltage (Note 4)	$V_{CC} = 4.5V$ , Figure 1	-55°C		±0.4	V
Voc	Common Mode Output Voltage (Note 5)	$R_L = 54\Omega$ or $100\Omega$ , Figure 1		dm	3.0	V
Δ V <sub>OC</sub>	Change in Magnitude of Common Mode Output Voltage (Note 4)	$R_L = 54\Omega$ or $100\Omega$ , $V_{CC} = 4.5V$ , Figure 1			±0.2	V
lo	Output Current with Power Off	$V_{CC} = 0V, V_{O} = -7.0V$	to +12V		±50	μΑ
loz	High Impedance State Output Current	$V_0 = -7.0V \text{ to } + 12V$	WS Package Number		±50	μΑ
Iн	Input Current HIGH	V <sub>I</sub> = 2.4V			20	μΑ
I <sub>IL</sub>	Input Current LOW	$V_I = 0.4V$	5		-50	μΑ
los	Short Circuit Output Current	$V_0 = -7.0V$			-250	1
	(Note 6)	$V_O = 0V$			-150	
		$V_O = V_{CC}$			150	mA
		$V_0 = +12V$			250	
lcc	Supply Current (All Drivers)	No Load	Outputs Enabled		50	A
Iccx			Outputs Disabled		30	mA

### MIL-STD-883C rofnl tnemeruseeM retemare9

Switching Characteristics  $V_{CC} = 5.0V$ 

Ob.al	VST 40 -1210 -121	Conditions	TA =	25°C	T <sub>A</sub> = 55°C	T <sub>A</sub> = 125°C	Units
Symbol	Parameter	Conditions	Тур	Max	Max	Max	Units
t <sub>DD</sub>	Differential Output Delay Time	$R_L = 60\Omega, C_L = 15 pF,$	15	22	30	30	ns
t <sub>TD</sub> -asae\-	Differential Output Transition Time	Figure 2	15	22	40	40	ns
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output	$R_L = 27\Omega$ , $C_L = 15 pF$ , Figure 3	12	16	25,000	25 No	ns
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output	-	12	16	25	25	ns
t <sub>ZH</sub>	Output Enable Time to High Level	$R_L = 110\Omega$ , Figure 4	25	32	40	40	ns
t <sub>ZL</sub>	Output Enable Time to Low Level	$R_L = 110\Omega$ , Figure 5	25	35	100	100 (8	ns
t <sub>HZ</sub>	Output Disable Time from High Level	R <sub>L</sub> = 110Ω, Figure 4, Note 13	25	30	80	80	ns
t <sub>LZ</sub>	Output Disable Time from Low Level	$R_L = 110\Omega$ , Figure 5	20	25	40	40	ns
tLZL	Output Disable Time from Low Level with Load Resistor to GND (Note 12)	Figure 5	300	URE 2.	0(3		ns
tskew	Driver Output to Output	$R_L = 60\Omega$	1.0	4.0	10	10	ns

SMD Numbers: DS96F172MJ/883 5962-9076501MEA

DS96F172ME/883 5962-9076501M2A

DS96F174MJ/883 5962-9076502MEA DS96F174MW/883 5962-9076502MFA DS96F174ME/883 5962-9076502M2A

Order Number: DS96F172MJ/883, DS96F174MJ/883

**NS Package Number J16A** 

DS96F172ME/883, DS96F174ME/883


**NS Package Number E20A** 


DS96F172MW-MIL, DS96F174MW/883

NS Package Number W16A

For Complete Military 883 Specifications, see RETS Data Sheet.

FIGURE 6, 12H and 1HZ





TL/F/9625-2

- 4Z

TL/F/9625-19

TL/F/9625-2

**Top View** 

Order Numbers are located at the end of the respective Electrical Tables.

TL/F/9625-1

**Top View** 



#### Storage Temperature Rainge DS96173/DS96175 bold rooms 3 RS-485/RS-422 Quad Differential Line Receivers

## General Description della Institution


The DS96173 and DS96175 are high speed guad differential line receivers designed to meet EIA Standard RS-485. The devices have TRI-STATE® outputs and are optimized for balanced multipoint data bus transmission at rates up to 10 Mbps. The receivers feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of 200 mV over a common mode input voltage range of -7V to +12V. The receivers are therefore suitable for multipoint applications in noisy environments. The DS96173 features an active high and active low Enable, common to all four receivers. The DS96175 features separate active high Enables for each receiver pair. Compatible RS-485 drivers, transceivers, and repeaters are also offered to provide optimum bus performance. The respective device types are DS96172, DS96174, DS96176 and DS96177.

#### **Features**

- Meets EIA Standard RS-485, RS-422A, RS-423A
- Designed for multipoint bus applications
- TRI-STATE Outputs
- Common mode input voltage range: -7V to +12V
- Operates from single +5V supply 8 to A legallov fugnt
- Input sensitivity of ±200 mV over common mode range

Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, please contact the National Samiconductor Sales Office/Distributors for availability and specifications.

- Input hysteresis of 50 mV typical epatiov fugal elden∃
- High input impedance
- DS96173/DS96175 are lead and function compatible with SN75173/75175 or the AM26LS32/MC3486 respectively Electrical Characteristics over



Order Number DS96173CJ, DS96173CN, DS96175CJ or DS96175CN See NS Package Number J16A or N16A

80 3-97

Office/Distributors for availability ar	d enecifications	10001	Min	Тур	Max	Units
	iu specifications.	Supply Voltage (V <sub>CC</sub> )	4.75	5	5.25	V
Storage Temperature Range Ceramic DIP Molded DIP	-65°C to +175°C -65°C to +150°C	Common Mode Input Voltage (V <sub>CM</sub> )	2G78	5173	+12	V
Lead Temperature Ceramic DIP (soldering, 60 sec.)	300°C	Differential Input Voltage (V <sub>ID</sub> )	-7	100	+12	V
Molded DIP (soldering, 10 sec.)	265°C	Output Current High (IOH)		off les	-400	μΑ
Maximum Power Dissipation* at 25°C	to Monte ElA Stan	Output Current LOW (IOL)	CLEOSU P		16	mA
J-Cavity Package N-Molded Package	1.63W 1.84W	Operating Temperature (Ta	e di illiani	25		°C
Supply Voltage	V Common mode	a bus transmission at rates up to				
Input Voltage, A or B Inputs	±25V	ture high input impedance, input				
Diff. 11 11 11/11	visitings to ±25V	ise immunity, and input sensitivi-				
Enable Input Voltage Isolovi Vm 02 to	V7. Input hysteresis	on mode input voltage range of its are therefore suitable for mul-				
Low Level Output Current	egmi tugni di 50 mA					
*Derate cavity package 13 mW/°C above 25°C; de 15 mW/°C above 25°C.		i active low Enable, common to 86175 features separate active				

**Electrical Characteristics** over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified (Notes 2 & 3)

Symbol	Parameter	Conditi	ons	Min	Тур	Max	Units
V <sub>TH</sub>	Differential Input High Threshold Voltage	$V_0 = 2.7V, I_0 = -$	0.4 mA	)iagrai	l noit	0.2	V
V <sub>TL</sub>	Differential Input (Note 4) Low Threshold Voltage	$V_{O} = 0.5V, I_{O} = 16$	S mA	-0.2			٧
$V_{T+} - V_{T-}$	Hysteresis (Note 5)	V <sub>CM</sub> = 0V	processor	1000	50		mV
V <sub>IH</sub> 33 <sup>V</sup>	Enable Input Voltage HIGH		35V at	2.0	18-11		V
V <sub>IL</sub> Så	Enable Input Voltage LOW		15 48	1	2 A	0.8	V
V <sub>IC</sub>	Enable Input Clamp Voltage	$I_{\rm I}=-18~{\rm mA}$	25 51	TY	E_v1	-1.5	V
V <sub>OH</sub>	Output Voltage HIGH	$V_{ID} = 200 \text{ mV}, I_{OH}$	$= -400  \mu A$	2.7			V
Vol	Output Voltage LOW	$V_{\text{ID}} = -200 \text{mV}$	I <sub>OL</sub> = 8 mA		1 2	0.45	V
£3, 4	THE LATE		$I_{OL} = 16  \text{mA}$	1	12	0.50	v
loz	High Impedance State Output	$V_0 = 0.4V \text{ to } 2.4V$	VE TO	120	2A	±20	μΑ
3A AE	Line Input Current (Note 6)	Other Input = 0V	V <sub>I</sub> = 12V	learning	28-7-	1.0	mA
58	GND B OND		$V_1 = -7V$		8 - GKB	-0.8	IIIA
Haovet ye	Enable Input Current HIGH	V <sub>IH</sub> = 2.7V	L.,		mark!	20	μΑ
IIL	Enable Input Current LOW	V <sub>IL</sub> = 0.4V				-100	μΑ
RI	Input Resistance	3CJ, DS96173CN, DS1		Order	12		kΩ
los	Short Circuit Output Current	(Note 7)		-15		-85	mA
lcc	Supply Current	Outputs Disabled				75	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified Min/Max limits apply across the 0°C to +70°C range for the DS96173/DS96175. All typicals are given for  $V_{CC} = 5V$  and  $T_A = 25$ °C.

Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are reference to ground unless otherwise specified.

Note 4: The algebraic convention, when the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.

Note 5: Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T-}$ , and the negative going input threshold voltage,  $V_{T-}$ .

Note 6: Refer to EIA Standards RS-485 for exact conditions.

Note 7: Only one output at a time should be shorted.

## Switching Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C ON SITE Of the measure of the management of the control of th

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PLH</sub>	Propagation Delay Time, Low to High Level Output	$V_{ID} = -2.5V$ to 2.5V, $C_L = 15$ pF, Figure 1	<	15	25	ns
<sup>†</sup> PHL	Propagation Delay Time, High to Low Level Output	C = 15 pF (Note 2)		15	25	ns
t <sub>PZH</sub>	Output Enable Time to High Level	C <sub>L</sub> = 15 pF, Figure 2	A	15	22	ns
tpZL	Output Enable Time to Low Level	C <sub>L</sub> = 15 pF, Figure 3	Buildan's many	15	22	ns
t <sub>PHZ</sub>	Output Disable Time from High Level	C <sub>L</sub> = 5 pF, Figure 2		14	30	ns
t <sub>PLZ</sub>	Output Disable Time from Low Level	C <sub>L</sub> = 5 pF, Figure 3		24	40	ns

#### **Function Tables**

(Each Receiver) DS96173

Differential Inputs	Enables		Outputs	79	Differen
A-B	E	Ē	V	atom) N	ases A
V <sub>ID</sub> > 0.2V	Н	X	Н	1	V <sub>ID</sub>
	X	L	Н	1	V <sub>ID</sub> ≤
V <sub>ID</sub> < -0.2V	Н	X	L		
	X	L	L	_	
X	Ĺ	X	(C Z )()	nt second.	PIGURE 2
X	×	Н	Z		

(Each Receiver) DS96175

Differential Inputs A-B	Enable	Output Y	
$V_{\text{ID}} \ge 0.2V$	19 H	Н	
$V_{\text{ID}} \leq -0.2V$	(а Ни) 🗓	(1 sto24	
X	L F	Z	

H = High Level L = Low Level

L = Low Level X = Immaterial

Z = High Impedance (off)





FIGURE 3. tpg\_ (Note 3)


Note 1: The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle,  $t_r \le 6.0$  ns,  $t_r$ 

Note 3: DS96173 with active high end active low Enables is shown here. DS96175 has active high Enable only.

Note ≤ All diodes are 1N916 or equivalent.

Note 5: To rest the author low Enable E of DS96/78, ground E and apply an inverted input waveform to E. DS96/75 has active high Enable only.






Note: The line length should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

W High input impedance

# Military temperature range available M Qualified for MIL STD 883C

- mode input voltage range of -7V to +12V. The receivers
- W Available to standard military drawings (SMD)

#### Logic Diagrams





Differential Inputs	Enable		Output
E-A	3		
			H
		1	H
V <sub>10</sub> ≤ -0.2V			1
A2'0 - 5 GlA	X		4
			Z
X			

(Each Receiver) DS96F175						
	Enable E	Differential Inputs A-B				
		V2.0 ≤ C(EV				
		V <sub>ID</sub> ≤ -0.2V				
Z		X				

## 

#### **General Description**


The DS96F173 and the DS96F175 are high speed quad differential line receivers designed to meet the EIA-485 standard. The DS96F173 and the DS96F175 offer improved performance due to the use of L-FAST bipolar technology. The use of LFAST technology allows the DS96F173 and DS96F175 to operate at higher speeds while minimizing power consumption.

The DS96F173 and the DS96F175 have TRI-STATE® outputs and are optimized for balanced multipoint data bus transmission at rates up to 15 Mbps. The receivers feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of 200 mV over a common mode input voltage range of -7V to +12V. The receivers are therefore suitable for multipoint applications in noisy environments. The DS96F173 features an active high and active low Enable, common to all four receivers. The DS96F175 features separate active high Enables for each receiver pair.


#### **Features**

- Meets EIA-485, EIA-422A, EIA-423A standards
- Designed for multipoint bus applications
- TRI-STATE outputs
- Common mode input voltage range: -7V to +12V
- Operates from single +5.0V supply
- Reduced power consumption (I<sub>CC</sub> = 50 mA max)
- Input sensitivity of ±200 mV over common mode range
- Input hysteresis of 50 mV typical
- High input impedance
- Military temperature range available
- Qualified for MIL STD 883C
- Available to standard military drawings (SMD)
- Available in DIP(J), LCC(E), and FlatPak (W) packages
- DS96F173 and DS96F175 are lead and function compatible with SN75173/175 or the AM26LS32/MC3486

#### **Logic Diagrams**



TL/F/9627-10



TL/F/9627-11

#### **Function Tables**

#### (Each Receiver) DS96F173

Differential Inputs	Ena	able	Output
A-B	E	Ē	Υ
V > 0.0V	Н	X	Н
$V_{ID} \ge 0.2V$	X	L	Н
V < 0.0V	Н	Х	L
$V_{\text{ID}} \leq -0.2V$	X	L	L
X	L	X	Z
X	X	Н	Z

H = High Level

L = Low Level

Z = High Impedance (off)

X = Don't Care

#### (Each Receiver) DS96F175

Differential Inputs A-B	Enable E	Output
$V_{ID} \ge 0.2V$	Н	Н
$V_{\text{ID}} \leq -0.2V$	Н	L
X	L	Z

### COMMERCIAL

Specifications for the 883 version ( isted separately.	or this product are	Conditions				
Storage Temperature Range (T <sub>STG</sub> )  Lead Temperature (Soldering, 60 sec.)	-65°C to +175°C	Supply Voltage (V <sub>CC</sub> ) DS96F173C/DS96F175C	Min 4.75	Тур	Max 5.25	Units
Max. Package Power Dissipation* at 2 Ceramic DIP (J)	5°C 1500 mW	DS96F173M/DS96F175M	4.75	5.0	5.50	V
Supply Voltage nput Voltage, A or B Inputs	7.0V ± 25V	Common Mode Input Voltage (V <sub>CM</sub> )	-12		+12	V
Differential Input Voltage	±25V	Differential Input Voltage (VID)			12	V
Enable Input Voltage	S. S. F. TOV 3	Output Current HIGH (I <sub>OH</sub> )			-400	μΑ
Low Level Output Current	50 mA	Output Current LOW (I <sub>OL</sub> )			11	mA
Derate package 10 mW/°C above 25°C.	t enu	Operating Temperature (T <sub>A</sub> ) DS96F173C/DS96F175C	nto ov o	25	70	

Electrical Characteristics

Over recommended supply voltage and operating temperature ranges, unless otherwise specified (Notes 2, 3)

Symbol	pom nomino Parameter all in besu e	Conc	ditions of erom) evillacq se	Min	Тур	Max	Units
V <sub>TH</sub>	Differential-Input High Threshold Voltage	V <sub>O</sub> = V <sub>OH</sub>	e between	evels uniya is different in Standar		1 :8 V 11	
V <sub>TL</sub>	Differential-Input (Note 4) Low Threshold Voltage	$V_O = V_{OL}$	-0.2	emil is to to	nly one outp	V	
$V_{TH} - V_{TL}$	Hysteresis (Note 5)	V <sub>CM</sub> = 0V			50		mV
V <sub>IH</sub>	Enable Input Voltage HIGH			2.0			٧
V <sub>IL</sub>	Enable Input Voltage LOW		9880	nbert	0.8	V	
V <sub>IC</sub>	Enable Input Clamp Voltage	$I_{\rm I} = -18  \rm mA$	F17384J	aeea		-1.5	V
V <sub>OH</sub>	Output Voltage HIGH	V <sub>ID</sub> = 200 mV	0°C to +70°C	2.8			V
		$I_{OH} = -400  \mu A$	-55°C to +125°C	2.5			
V <sub>OL</sub>	Output Voltage LOW	$V_{\text{ID}} = -200 \text{ mV}$ $I_{\text{O}}$	I <sub>OL</sub> = 8.0 mA	800		0.45	V
		$I_{OL} = 11 \text{ mA}$				0.50	
loz	High-Impedance State Output	$V_0 = 0.4V \text{ to } 2.4V$				±20	μΑ
II	Line Input Current (Note 6)	Other Input = 0V	V <sub>I</sub> = 12V			1.0	mA
		$V_{I} = -7.0V$				-0.8	III
Iн	Enable Input Current HIGH	V <sub>IH</sub> = 2.7V				20	μΑ
I <sub>IL</sub>	Enable Input Current LOW	$V_{IL} = 0.4V$				-100	μΑ
RI	Input Resistance			14	18	22	kΩ
los	Short Circuit Output Current	(Note 7)		-15		-85	mA
lcc ,	Supply Current	No Load	Outputs Enabled			50	mA
Iccx			Outputs Disabled			50	ША

#### COMMERCIAL

Switching Characteristics V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C (1 STOM) Spritter murnixeM etulosed A

Symbol	Parameter	Conditions	Min	Тур	Max	Units ns
tPLH ag.a	Propagation Delay Time, Low to High Level Output	$V_{ID} = -2.5V$ to $+2.5V$ , $C_L = 15$ pF, Figure 1	5.0 60 sec.)	e Range (1 15 Soldering,	emperatur 22 perature (	
tPHL 03.8	Propagation Delay Time, High to Low Level Output	V <sub>CM</sub> = 0V	5.0	r Dissipat 15	wog epsa ( 22 d o	Vax. Pad enram
tzH St+	Output Enable Time to High Level	C <sub>L</sub> = 15 pF, Figure 2		12	16	ns
t <sub>ZL</sub> V  St	Output Enable Time to Low Level	C <sub>L</sub> = 15 pF, Figure 3	/ .	13 <sub>pet</sub>	oV j18ni is	ine ns
tHZ 004-	Output Disable Time from High Level	C <sub>L</sub> = 5.0 pF, <i>Figure 2</i>		14 .	gall 20 Jug	ni elms
tLZ	Output Disable Time from Low Level	C <sub>L</sub> = 5.0 pF, <i>Figure 3</i>		14971	0 Jugs 10 J	ns
t <sub>PLH</sub> -t <sub>PHL</sub>	Pulse Width Distortion (SKEW)	Figure 1		1.0	3.0	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS96F173M/DS96F175M and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS96F173C/DS96F175C. All typicals are given for  $V_{CC} = 5V$  and  $T_{A} = 25^{\circ}$ C.

Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are reference to ground unless otherwise specified.

Note 4: The algebraic convention, when the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.

Note 5: Hysteresis is the difference between the positive-going input threshold voltage. V<sub>TH</sub>, and the negative going input threshold voltage, V<sub>TL</sub>.

Note 6: Refer to EIA-485 Standard for exact conditions.

Note 7: Only one output at a time should be shorted.

Λ.			2.0			Enable Input Voltage HIGH	. HIV	
Ord	er Num	ber:	DS96	F173CJ		Enable Input Voltage LOW		
	-1.5		DS96	F173MJ	l <sub>1</sub> = -18 mA	Enable Input Clamp Voltage		
	V	DS9			F175CJ 07 + 01 000		Output Voltage HIGH	HOV
			DS96F175MJ		1 <sub>OH</sub> = -400 µA			
			See	NS Package Number	Vin 00S- = dIV		VOL	
				Am 11 = 10l				
Au	±20				$V_O = 0.4 V \text{ to } 2.4 V$	High-Impedance State Output		
Ám	1.0			V <sub>1</sub> = 12V	Other Input = 0V	Line Input Current (Note 6)		
				$V_1 = -7.0 \text{V}$				
	20				$V_{HI} = 2.7V$	Enable Input Current HIGH		
	-100				$V_{\rm IL}=0.4V$	Enable Input Curreint LOW		
		- 18	14					
Am			-16		(Note 7)			
	50					Supply Current		
				Outputs Disabled				

#### MIL-STD-883C

### **Absolute Maximum Ratings** (Note 1)

The 883 specifications are written to reflect the current Reliability Electrical Test Specifications (RETS) established by National Semiconductor for this product. For a copy of the latest version of the RETS please contact your local National Semiconductor sales office or distributor.

your local National Semico tributor.	nductor s	ales o	ffice or dis-
Storage Temperature Range Lead Temperature (Soldering	(5.0)	-65°	C to +175°C 300°C
Max. Package Power Dissipa		°C	300 0
Ceramic DIP (J) Ceramic Flatpak (W)	18		1500 mW 1034 mW
Ceramic LCC (E)	08	14	1500 mW
Supply Voltage Input Voltage, A or B Inputs	30		7.0V ±25V

\*Above  $T_A = 25^{\circ}\text{C}$  derate J package 10 mW/°C, W package 6.90 mW/°C, E package 11.11 mW/°C.

# Recommended Operating Operating Operations

**DESEFTZSMW** 

DS96F173ME

Cor	neterneMin	Тур	Max	Units
Supply Voltage ( DS96F173M/I	V <sub>CC</sub> ) DS96F175M 4.50	5.0	5.50	V HJq
Common Mode Input Voltage (Vo	ann: fear		+12	A THd
	Voltage (V <sub>ID</sub> )			μA
	OW (I <sub>OL</sub> )			mA
Operating Temporal DS96F173M/I	erature (T <sub>A</sub> )	-	125	°C ZH
vel Ct = 5.0 pF, /	le Time from Low Lev	ut Disab	Outp	
Figure 1	Distortion (SKEW)	dthiw.		mort-u est

## Electrical Characteristics

Differential Input Voltage

Low Level Output Current

Enable Input Voltage

Over recommended supply voltage and operating temperature ranges, unless otherwise specified (Notes 2, 3)

±25V

7.0V

50 mA

Symbol	Parameter ASM 108	9709-2907 Cone	ditions 3M3Y178680	Min	Max	Units	
V <sub>TH</sub>	Differential-Input High Threshold Voltage	$V_{CC} = 4.5V, 5.5V$ $V_{CM} = 0V, 12V, -1$	:10	0.2	ebYC		
V <sub>TL</sub>	Differential-Input (Note 4) Low Threshold Voltage	$V_{CC} = 4.5V, 5.5V$ $V_{CM} = 0V, 12V, -1$	-0.2		٧		
VIH	Enable Input Voltage HIGH	PIOLG	Jee NS Package Number	2.0		V	
V <sub>IL</sub>	Enable Input Voltage LOW	ps96F173ME/883 DS96F173			0.8	V	
V <sub>IC</sub>	Enable Input Clamp Voltage	$I_{I} = -18 \text{ mA, V}_{CC} =$	D696F175ME/883 V2.4 =		-1.5	V	
V <sub>OH</sub>	Output Voltage HIGH	$V_{ID} = 200 \text{ mV}$ $-55^{\circ}\text{C to} + 125^{\circ}\text{C}$ $I_{OH} = -400 \mu\text{A}$		2.5		٧	
V <sub>OL</sub>	Output Voltage LOW	$V_{ID} = -200 \text{ mV}$ $I_{OL} = 8.0 \text{ mA}$			0.45	V	
loz	High-Impedance State Output	V <sub>O</sub> = 0.4V, 2.4V, V <sub>CC</sub> = 5.5V			±20	μΑ	
II	Line Input Current (Note 6)	Other Input = 0V	V <sub>I</sub> = 12V		1.0	mA	
	Joens and 61	apecincanons, see Ma	$V_{l} = -7.0V$		-0.8	l IIIA	
I <sub>IH</sub>	Enable Input Current HIGH	V <sub>IH</sub> = 2.7V, V <sub>CC</sub> = 5.5V			20	μΑ	
I <sub>I</sub> L	Enable Input Current LOW	$V_{IL} = 0.4V, V_{CC} = 5.5V$			-100	μΑ	
RI	Input Resistance			10		kΩ	
los	Short Circuit Output Current	(Note 7)		-15	-85	mA	
Icc	Supply Current	No Load Outputs Enabled or Disabled			50	mA	
Iccx					30		

ογιποοι

t<sub>PLH</sub> V

Parameter

Propagation Delay Time,

Low to High Level Output

t <sub>PHL</sub>	Propagation		ime, (MOV)	V <sub>CM</sub> = 0V		15	22	ura Range (Tsr Solo 00	arequeT s	Storage
t <sub>ZH</sub> A <sub>4</sub> 0	ni.	ut Enable Time to High Level		C <sub>L</sub> = 15 pF	. Figure 2	12	16	27	27	ns
ZL Am	Output Enable Time to Low Level		STATE OF THE PARTY OF THE	, Figure 3	13	18	27 .(W)	sq 27 m	ano na	
HZ 0°	ALTI ARLIEROOM		a Loning 190U	F, Figure 2 (Note 13)	14	20	27	1) 00 join	ns	
			C. E-POWERTA.	, Figure 2 (Note 13)	14	30	37	37	ns	
LZ	Output Disa	able Time	from Low Level		F, Figure 3	14	18	Ellips Co.	1 100 30	ns
t <sub>PLH</sub> -t <sub>PHL</sub>	Pulse Width	Distortion	on (SKEW)	Figure 1	V0.7	1	3	5.0	5.0	el s n
SMD	Numbe	er:	DS96F173MJ DS96F173MW DS96F173ME DS96F175MJ		5962-9076 5962-9076 5962-9076	602 MF 602 M2 601 ME	A A A	mate J peckage 10 r		Above 1 packag
Units	xatl lax		DS96F175MW DS96F175ME	enolibne	5962-9076		A	Paramete		
	r Numb				V <sub>00</sub> = 4.6V, 5.6V SM DM2 = 0V, 12V,			erential-Input h Tirreshold Voll	ma	
		9.0-	DS96F173MJ/8 DS96F175MJ/8	12V E8	DS96F173I DS96F175I		IN RIO	erenfial-Input (N Threshold Volt		
		2.0	See NS Packag	e Number J	16A			this input Voltag		
V			DS96F173ME/883 DS96F173ME-SMD J egeticV fugati elden3							
V	-1.5		DS96F175ME/883 Vd.A = OOV Am 8 DS96F175ME-SMD for gmsi Digni siden3							
		2.5	See NS Package Number E20A Half- egetiov high/O							
V	0.45		DS96F173MW/	DS96F173I DS96F175I			put Voltage LOV	tuO Dut		
Ащ	±20				V16A .V4.0 = oV					2.0
Am	1.0	F	or Complete Mil	itary 883 Sp	ecifications, see RE	TS Dat	a She	tnemuO tuqal e et.		
				= 5.6V	V <sub>IH</sub> = 2.7V, V <sub>CO</sub>		⊕iH n			
				- s.sv	$V_{IL} = 0.4V$ ; $V_{OC} = 0.4V$	1		ble Input Curren		
Ωd		10								
		-15			(Note 7)	373		ort Circuit Outpul		
	60		s Enabled bled	Output or Disa	No Load					
Sat			beldi	saiQ to						CX

Conditions

 $V_{ID} = -2.5V \text{ to } +2.5V,$   $C_{L} = 15 \text{ pF}, Figure 1$ 

Тур

15

Max

22

Max


30

Units


ns

Max

30



#### **Parameter Measurement Information** GENERATOR (Note 8) 2.0V 1.3V TL/F/9627-3 TL/F/9627-4 FIGURE 1. tpLH, tpHL (Note 10) S1 OPEN - TZH S1 CLOSED -V<sub>OH</sub> (Note 11) 1.3V ₹5kΩ OUT 10.5V -≈0V = ≈1.4V TL/F/9627-6 GENERATOR (Note 8) (Note 12) **₹** 50Ω TL/F/9627-5 FIGURE 2. t<sub>HZ</sub>, t<sub>ZH</sub> (Note 10) OUT S2 CLOSED S2 OPEN ≈1.4V ↓ 0.5V OUT (Note 11) 5 kΩ VOL. TL/F/9627-8 GENERATOR (Note 8) (Note 12) 50Ω TL/F/9627-7 FIGURE 3. t<sub>ZL</sub>, t<sub>LZ</sub> (Note 10) Note 8: The input pulse is supplied by a generator having the following characteristics: f=1.0 MHz, 50% duty cycle, $t_f\leq 6.0$ ns, $t_f\leq 6.0$ ns, $t_Q=50\Omega$ . Note 9: C<sub>L</sub> includes probe and stray capacitance. Note 10: DS96F173 with active high and active low Enables are shown. DS96F175 has active high Enable only. Note 11: All diodes are 1N916 or equivalent. Note 12: To test the active low Enable E of DS96F173, ground E and apply an inverted input waveform to E. DS96F175 has active high enable only. Note 13: Testing at 20 pF assures conformance to 5 pF specification.




### The DS96176 combines a TRI-STATE® differential line driv- 4 SRUPTUPES

Note: The line length should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

ate from a single 5.0V power supply. The driver and receiver have an active Enable that can be externally connected to

and the receiver differential inputs are internally connected driver is disabled or when VCC = 0V. These ports feature wide positive and negative common mode voltage ranges,

9IC bsed-8



Well got

See NS Package Number JOSE or NOSE

### Function Table

m Meets EIA Standard RS-422A and RS-485

muricapatility ± 60 mA Maximum

M Wide positive and negative input/output bus voltage

m Designed for multipoint transmission a TRI-STATE driver and receiver enables

m Individual driver and receiver enables

M Thermal shutdown protection High impedance receiver input B Receiver input sensitivity of ±200 mV

> 8 Operates from single 5.0V supply Low power requirements

atuo	tuO	Enable	- fugati
8	A	30	10
	H	Н	Н
H		н	
	Z	1	X

Output	Enable	Differential Inputs
	BH	G-A
Н	1	V <sub>10</sub> ≥ 0.2V
		$V_{ID} \leq -0.2V$

# DS96176 RS-485/RS-422 Differential Bus Transceiver

# **General Description**

The DS96176 Differential Bus Transceiver is a monolithic integrated circuit designed for bidirectional data communication on balanced multipoint bus transmission lines. The transceiver meets EIA Standard RS-485 as well as RS-422A.

The DS96176 combines a TRI-STATE® differential line driver and a differential input line receiver, both of which operate from a single 5.0V power supply. The driver and receiver have an active Enable that can be externally connected to function as a direction control. The driver differential outputs and the receiver differential inputs are internally connected to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or when V<sub>CC</sub> = 0V. These ports feature wide positive and negative common mode voltage ranges, making the device suitable for multipoint applications in noisy environments.

The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positive and negative current-limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at junction temperature of approximately 160°C. The receiver features a typical input impedance of 15 k $\Omega$ , an input sensitivity of  $\pm 200$  mV, and a typical input hysteresis of 50 mV


The DS96176 can be used in transmission line applications employing the DS96172 and the DS96174 quad differential line drivers and the DS96173 and DS96175 quad differential line receivers.

#### **Features**

- Bidirectional transceiver
- Meets EIA Standard RS-422A and RS-485
- Designed for multipoint transmission
- TRI-STATE driver and receiver enables
- Individual driver and receiver enables
- Wide positive and negative input/output bus voltage ranges
- Driver output capability ±60 mA Maximum
- Thermal shutdown protection
- Driver positive and Negative current-limiting
- High impedance receiver input
- Receiver input sensitivity of ±200 mV
- Receiver input hysteresis of 50 mV typical
- Operates from single 5.0V supply
- Low power requirements

# **Connection Diagram**

8-Lead DIP



TL/F/9630-1

**Top View** 

Order Number DS96176CJ or DS96176CN See NS Package Number J08E or N08E

## **Function Table**

#### Driver

Input	Enable	Outputs	
DI	DE	Α	В
Н	Н	Н	L
L	Н	L	Н
X	L	Z	Z

#### Receiver

Differential Inputs	Enable	Output
A-B	RE	R
$V_{ID} \ge 0.2V$	L	Н
$V_{ID} \leq -0.2V$	L	L
X	Н	Z.

H = High Level

L = Low Level

X = Immaterial

Z = High Impedance (off)

# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office/Distributors for			
Storage Temperature Ra	ange	ris	
Ceramic DIP		-65°C to +	-175°C
Molded DIP		-65°C to +	-150°C
Lead Temperature Ceramic DIP (soldering Molded DIP (soldering)		300°C 265°C	
Maximum Power Dissipa	tion* at 2	5°C	
Cavity Package	-	13	00 mW
Molded Package		9	30 mW
Supply Voltage			7.0V
Differential Input Voltage	+ 15V	/-10V	
Enable Input Voltage	-		5.5V

\*Derate cavity package 8.7 mW/\*C above 25°C; derate molded DIP package 7.5 mW/\*C above 25°C.

# Recommended Operating Spinional Conditions

	31	Max 5.25	Units
Voltage at Any Bus Terminal (Separately or Common Mode) -7.0	0	12	V-V
Differential Input Voltage (V <sub>ID</sub> )		±12	V
Output Current HIGH (I <sub>OH</sub> )  Driver  Receiver	T.	-60 -400	mA μA
Output Current LOW (IOL)		TV	
Driver Receiver		60 16	mA / mA
Operating Temperature (T <sub>A</sub> ) 0 2	25	70	°C

# **Electrical Characteristics**

Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified (Notes 2 and 3)

#### DRIVER SECTION

DRIVER	SECTION	or input = 0V V <sub>1</sub>	(Note 8) Othe	Current	ine Input	1	1
Symbol	8.0 Parameter VOX-=	Con	ditions	Min	Тур	Max	Units
VIH	Input Voltage HIGH	V7.S =	HDIH Inc	2.0	ini eldan	3	V
VIL	Input Voltage LOW	Vh () =	eV WO Line	ent Corri	int slden	0.8	V
V <sub>OH</sub>	Output Voltage HIGH	$I_{OH} = -20 \text{ mA}$		annals	3.1		V
VOL	Output Voltage LOW	I <sub>OL</sub> = 20 mA	Auto Comment	- C 6	0.85	,	V
V <sub>IC</sub>	Input Clamp Voltage	$I_{\rm I} = -18  \rm mA$	2020 1 110000270		01107101	-1.5	V
V <sub>OD1</sub>	Differential Output Voltage	$I_O = 0 \text{ mA}$	Didi rackaga) No ti	(1) mon	no Ardine	6.0	V
V <sub>OD2</sub>	Differential Output Voltage	$R_L = 100\Omega$ , Figure	re 1	2.0	2.25		V
		$R_L = 54\Omega$ , Figure	$R_L = 54\Omega$ , Figure 1 and 2		2.0	ur Cur	wind's
Δ V <sub>OD2</sub>	Change in Magnitude of Differential Output Voltage (Note 4)	$R_L = 54\Omega$ $V_{CM} = 0V$ Figure	1 and 2	6189		±0.2	dm V3
	15 25	$R_L = 100\Omega Figur$	R <sub>L</sub> = 100Ω Figure 1		(ifferentis		gg1
Voc	Common Mode Output Voltage (Note 5)	$R_L = 54\Omega \text{ or } 100$	$R_L = 54\Omega$ or $100\Omega$ , Figure 1		iliterenti.	3.0	V
Δ V <sub>OC</sub>	Change in Magnitude of Common Mode Output Voltage (Note 4)	$R_{\rm L}=27\Omega$ , Figure		on Dela	itsgsqor <sup>e</sup>	±0.2	HV
10	Output Current (Note 4)	Output Disabled	V <sub>O</sub> = 12V	min(I as	Hononous	1.0	mA
an	(Includes Receiver I <sub>I</sub> )	andia hasa - Tu	$V_0 = -7.0V$	w Level	ul-ot-ripi-	-0.8	illies
I <sub>I</sub> H	Input Current HIGH	V <sub>I</sub> = 2.4V	lave I doll of ed	niT alde	vii tuntul	20	μΑ
I <sub>IL</sub>	Input Current LOW	$V_{l} = 0.4V$	lava Lero Lot pr	etT olds	s 2 mestro	-100	μΑ
los	Short Circuit Output Current	$V_0 = -7.0V$	(aug. Labell Law of aug.)	TT while	JPT Asserts	-250	al at T
an	(Note 9)	$V_0 = 0V$	10002 right thios on		aci soqie	-150	mA
118	87   29   35	$V_O = V_{CC}$	tie nom Eow Feasi	it eius	ing soding	150	7110
		V <sub>O</sub> = 12V				250	
Icc	Supply Current	No Load	Outputs Enabled			35	mA
			Outputs Disabled			40	IIIA

Electrical Characteristics (Continued)

Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified with M Absolute Maximum Ratings (Note 1)

#### RECEIVER SECTION

Symbol	Parameter	Conditi		Min	Тур	Max e	Units
12 'HTV	Differential Input High MoOn and Threshold Voltage	$V_0 = 2.7V, I_0 = -0.4 \text{ mA}$				0.2	VMol
V <sub>TL</sub> Am 00-	Differential Input Low Hell Inc Threshold Voltage (Note 6)	V <sub>O</sub> = 0.5V, I <sub>O</sub> = 8.0 mA		-0.2	soldering oldering	unic DIP (s led DIP (s	
$V_{T+} - V_{T-}$	Hysteresis (Note 7)	V <sub>CM</sub> = 0V	5°C	tion* at 2	50	um Power	mV
V <sub>I</sub> Am 08	Enable Input Voltage HIGH	new Driver	930	2.0	eg	ted Packs	rieMV
VIL.	Enable Input Voltage LOW	7.0V Receiver				0.8 V	(lagy)
V <sub>IC</sub>	Enable Input Clamp Voltage	$I_{l} = -18 \text{mA}$	-\Var+		Voltage	-1.5	V
V <sub>OH</sub>	Output Voltage HIGH	$V_{ID} = 200 \text{ mV}, I_{OH} = -400 \mu\text{A},$ Figure 3		2.7	isye je 8.7 mW °C.	cavity pecks "C above 25	Verster 7.5 mW
V <sub>OL</sub>	Output Voltage LOW	$V_{\text{ID}} = -200 \text{ mV},$	I <sub>OL</sub> = 8,0 mA	watno	nod^	0.45	Ver
fied (Notes 2	age ranges, unless otherwise spec	Figure 3	I <sub>OL</sub> = 16 mA	perature,	met bet	0.50	Over n
loz	High Impedance State Output	$V_{O} = 0.45V \text{ to } 2.4V$		1.87		±20	μΑ
II	Line Input Current (Note 8)	Other Input = 0V	V <sub>I</sub> = 12V		M	1.0	mA
dax Units	Min Typ	Condition	$V_{I} = -7.0V$	Parume		0.8	odmy
I <sub>IH</sub> V	Enable Input Current HIGH	V <sub>IH</sub> = 2.7V		HIGH	Voitage	20	μΑ
I <sub>IL</sub> V 8.0	Enable Input Current LOW	$V_{IL} = 0.4V$		MOT	Voltage	-100	μΑ
RI	Input Resistance	$l_{OH} = -20  \text{mA}$		HDIH	12	dino	kΩ
los	Short Circuit Output Current	(Note 9)		-15	DENOV N	-85	mA
Icc	Supply Current (Total Package)	No Load	Outputs Enabled	egane NoV tuch	ential O	1110	mA
0.8	30.0 0.0	0 = 0 mA	Outputs Disabled	mov incht	O IIIII	11140	THIN

# Driver Switching Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

Symbol	±0.2	Parameter S bas V 6	Conditions	Minest	V Typ	Max	Units
t <sub>DD</sub>		Differential Output Delay Time	$R_L = 60\Omega$ , Figure 4		15	25	ns
t <sub>TD</sub>	3.0	Differential Output Transition Time	$R_L = 60\Omega$ , Figure 4	it Voltage (	15 00	10025	ns
t <sub>PLH</sub>	± 0,2	Propagation Delay Time, Low-to-High Level Output	$R_L = 27\Omega$ , Figure 5	of it Voltage (	Magnitude fod 2Dutpu	Cooperate in	ns
tpHL	0.r 8.0-	Propagation Delay Time, High-to-Low Level Output	$R_L = 27\Omega$ , Figure 5	(1)	(d 1612 00)	seb20nl)	ns
tpzH	20	Output Enable Time to High Level	$R_L = 110\Omega$ , Figure 6		25	35	ns
t <sub>PZL</sub>	00	Output Enable Time to Low Level	$R_L = 110\Omega$ , Figure 7		25	35	ns
t <sub>PHZ</sub>	ugis-	Output Disable Time from High Level	$R_L = 110\Omega$ , Figure 6	2018 1312	20	25	ns
tPLZ	00	Output Disable Time from Low Level	$R_L = 110\Omega$ , Figure 7		29	35	ns

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output	$V_{ID} = 0V \text{ to } 3.0V$ $C_L = 15 \text{ pF}, Figure 8$	T, -	16	25	ns
t <sub>PHL</sub> va	Propagation Delay Time, High-to-Low Level Output	$C_L = 15 \text{ pf}$ (Note 2)	十户	16	25	ns
t <sub>PZH</sub> V8.3	Output Enable Time to High Level	C <sub>L</sub> = 15 pF, Figure 9		15	22	ns
tpzLevavar	Output Enable Time to Low Level			15	22	ns
t <sub>PHZ</sub>	Output Disable Time from High Level	C <sub>L</sub> = 5.0 pF, <i>Figure 9</i>	IURE 4. Dr	14	30	ns
t <sub>PLZ</sub>	Output Disable Time from Low Level			24	40	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to +70°C range for the DS96176. All typicals are given for  $V_{CC} = 5V$  and  $T_A = 25$ °C.

Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4:  $\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level. Note 5: In EIA Standards RS-422A and RS-485,  $V_{OC}$ , which is the average of the two output voltages with respect to ground, is called output offset voltage,  $V_{OS}$ . Note 6: The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.

FIGURE 5, Driver Propagation Time

Note 7: Hysteresis is the difference between the positive-going input threshold voltage V<sub>T+</sub>, and the negative-going input threshold voltage, V<sub>T-</sub>.

Note 8: Refer to EIA Standard RS-485 for exact conditions.

Note 9: Only one output at a time should be shorted.

#### **Parameter Measurement Information**







FIGURE 1. Driver V<sub>OD</sub> and V<sub>OC</sub>




e-costan Figure 2. Driver V<sub>OD</sub> with Varying (ghợi सहवा) eamiT eldeelt bas elder 3 क्यांचे .e Common Mode Voltage











Typical Performance Curves




FIGURE 11. Typical Curve Driver Propagation Delay Test Circuit





FIGURE 12. Typical Curve Driver Differential Propagation Delay Timing






FIGURE 14. Typical Curve Receiver Differential Propagation Delay Test Circuit




FIGURE 15. Typical Curve Receiver Propagation Delay Timing

The DS96177 is designed for optimum performance when used on transmission buses employing the DS96172 and used on transmission buses, DC96173 and DS96175 differential line receivers, or DS96176 differential bus transmissions


#### **Function Table**

		Enable	Differential Inputs
	Y	3	8-A
1			VS.0 ≤ Q/V
			V <sub>1D</sub> ≤ -0.2V
Z	Z		

tota: T is an output pin only, monitoring the BUS (RO).

feve J right - H fave J cow Level labetsmmt = X

Z = High Impedance (off)



Order Number DS96177CN See NS Package Number NGSE



# DS96177 RS-485/RS-422 Differential Bus Repeater

# General Description

The DS96177 Differential Bus Repeater is a monolithic integrated device designed for one-way data communication on multipoint bus transmission lines. This device is designed for balanced transmission bus line applications and meets EIA Standard RS-485 and RS-422A. The device is designed to improve the performance of the data communication over long bus lines. The DS96177 has an active high Enable.

The DS96177 features positive and negative current limiting and TRI-STATE® outputs for the receiver and driver. The receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of 200 mV over a common mode input voltage range of −12V to +12V. The driver features thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 160°C. The driver is designed to drive current loads up to 60 mA maximum.

The DS96177 is designed for optimum performance when used on transmission buses employing the DS96172 and DS96174 differential line drivers, DS96173 and DS96175 differential line receivers, or DS96176 differential bus transceivers.

## Features owned testay T. AT BRUDE

- Meets EIA Standard RS-422A and RS-485
- Designed for multipoint transmission on long bus lines in noisy environments

Typical Performance Curves (Continued)

- TRI-STATE outputs
- Bus voltage range -7.0V to +12V
- Positive and negative current limiting
- Driver output capability ±60 mA max
- Driver thermal shutdown protection
- Receiver input high impedance
- Receiver input sensitivity of ±200 mV
- Receiver input hysteresis of 50 mV typical
- Operates from single 5.0V supply
- Low power requirements

# **Connection Diagram**

# 8-Lead Dual-In-Line Package V<sub>CC</sub> 1 8 A BUS IN (RO) 3 6 Z GND 4 D 5 Y OUT

Top View

Order Number DS96177CN See NS Package Number N08E

## **Function Table**

Differential Inputs	Enable	Outputs			
A-B	E	Т	Υ	Z	
$V_{\text{ID}} \geq 0.2V$	Н	Н	Ĥ	L	
$V_{\text{ID}} \leq -0.2V$	Н	L	L	Н	
X	L	Z	Z	Z	

Note: T is an output pin only, monitoring the BUS (RO).

H = High Level

TL/F/9644-1

- L = Low Level
- X = Immaterial
- Z = High Impedance (off)

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Rai Ceramic DIP	nge	-65°C to +175°C
Molded DIP	2.7	-65°C to +150°C
Lead Temperature		
Ceramic DIP (Soldering Molded DIP (Soldering,		Am 0.8 = 300°C 265°C
Maximum Power Dissipat	tion* at 25°0	OL = 16 mA: 0
Molded Package		930 mW
Supply Voltage		7.0V
Input Voltage	1	5.5V
*Derate molded DIP package 7.	.5 mW/°C abov	ve 25°C.

# Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.75	5.0	5.25	V
Voltage at any Bus Terminal				
(Separately or Common Mode) (V <sub>I</sub> or V <sub>CM</sub> )	7.0		gil-12	YHOV
Output Current HIGH (IOH)	Output		vo±12	NOA
Driver Hugh O et al			-60 -400	mA μA
Output Current LOW (IOL)				
Priver (3 e16//) Receiver	Current		60	mA
Operating Temperature (T <sub>A</sub> )	0	25	70	°C

**Electrical Characteristics** Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified (Notes 2 and 3)

#### DRIVER SECTION

Symbol	Parameter		Condit	tions	Min	Тур	Max	Units
VIH.	Input Voltage HIGH	Enable:	Load Output	(Total Package)   No	2.0	Ajddn		V
V <sub>IL</sub>	Input Voltage LOW	a Disable	Output				0.8	V
V <sub>IC</sub>	Input Clamp Voltage		$I_{\parallel} = -18  \text{mA}$				-1.5	V
V <sub>OD1</sub>	Differential Output Voltage		10 = 0 mA /0.2 = 00V 8	Characteristic	pmi	ion	6.0	V
V <sub>OD2</sub>	Differential Output Voltage		$R_L = 100\Omega$ , Figure 1	valents.	2.0	2.25	Lo	limV3
	A1000 QQ 1 1000		$R_L = 54\Omega$ , Figure 1 and 2		1.5	2.0	in in	
A VOD2	Change in Magnitude of Differential		$R_L = 100\Omega$ , Figure 1	OHAL DEIGH T	DIDO 12	DINOTO	±0.2	٧
	Output Voltage (Note 4)		$R_L = 54\Omega$ Figure 1 and 2	V <sub>CM</sub> = 0V	JuO la	erent	U-0.2	Q11
Voc	Common Mode Output Voltage	(Note 5)	$R_L = 54\Omega \text{ or } 100\Omega$	ay Time,		opagat	3.0	V
ΔVOC	Change in Magnitude of Commo	n Mode	Figure 1 tuqtuO lev		gnLev	H-OJ-W	±0.2	V
	Output Voltage (Note 4)		$R_{\rm L}=27\Omega, Flowers$	ay Time,	on De	Jenego	19	teen
lo an	Output Current with Power Off		$V_{CC} = 0V, V_{O} = -7.0V t$	to +12V JugtuO la	ow Lev	U-ot-rig	±100	μΑ
loz	High Impedance State Output C	urrent	$V_0 = -7.0V \text{ to } + 12V$	leve Level	able	±50	±200	μА
I <sub>IH</sub>	Input Current HIGH		$V_1 = 2.7V$	I love Lun Lot ami	alda	Cl trant	20	μΑ
I <sub>I</sub> L	Input Current LOW		$V_{ } = 0.5V$	100000000000000000000000000000000000000		and the same	-100	μΑ
los	Short Circuit Output Current		$V_0 = -7.0V$	The from Filter Cever	Olubo	et meh	-250	ZHP
en .	(Note 9) es		Vo = 0V = 000 = 10	Ime from Low Level	sable	G rugi	-150	mA
			$V_O = V_{CC}$	1 2 100 1	8 9 5	- 200	150	- 673
		25°C	V <sub>O</sub> = 12V	ing characteri	15231	M.C.	250	BH
Iccalinu	Supply Current		No Load	Outputs Enabled			3500	mA
			VIO. R. LLVIO.	Outputs Disabled		25	40	111/4

#### RECEIVER SECTION

Symbol	Parameter	Conditions	Minity	Тур	BG Max	Units
VTH	Differential Input High Threshold Voltage	$V_0 = 2.7V, I_0 = -0.4 \text{ mA}$	Output	Low Leve Enable Te	0.2	V
V <sub>TL</sub>	Differential Input Low Threshold Voltage (Note 6)	V <sub>O</sub> = 0.5V, I <sub>O</sub> = 8.0 mA	-0.2	Enable Ti	Outpu	Val
$V_{T+} - V_{T-}$	Hysteresis (Note 7)	$V_{CM} = 0V$	to Levenham	50	Light O	mV
VIH	Enable Input Voltage HIGH		2.0		2.55	V
VIL	Enable Input Voltage LOW				0.8	٧
V <sub>IC</sub>	Enable Input Clamp Voltage	$I_{\parallel} = -18 \text{ mA}$			-1.5	V

Symbol	Parameter and v	a is epsiloV Conditions		Min	Тур	Max	Units				
V <sub>OH</sub>	High Level Output Voltage	$V_{ID} = 200 \text{ mV}, I_{OH} = -400 \mu\text{A}, Figure$						2.7		ad DIP	Visid Lead 1
VOL	Low Level Output Voltage	$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> = 8.0 mA	(.588.0)	dering, 6	0.45	Cera				
	th HIGH (I <sub>OH</sub> )	Figure 3	I <sub>OL</sub> = 16 mA	1 35 of 25°C	niteniaal	0.50	umixeM				
loz	High-Impedance State Output	$V_0 = 0.4V$	Wm 068			-360	μA				
	(101) WO I to	$V_0 = 2.4V$	7.0V			20	Supply				
I <sub>L Am</sub>	Line Input Current (Note 8)	Other Input = 0V	V <sub>I</sub> = 12V	ods Of Wo	d.T spaid	1.0	mA				
		$V_{I} = -7.0V$		150		-0.8	III				
I <sub>IH</sub>	Enable Input Current HIGH	$V_{IH} = 2.7V$				20	μΑ				
IIL egatiov	Enable Input Current LOW	$V_{IL} = 0.4V$	IGS Over recommend	ISMEN	BIEN-	-100	μА				
RI	Input Resistance		19 0/10 2000	,	12	EASTER SES A	kΩ				
los	Short Circuit Output Current	(Note 9)		-15	Para	-85	mA				
lcc	Supply Current (Total Package)	No Load	Outputs Enabled		HOIH age	nov35 <sub>ani</sub>	mA				
			Outputs Disabled		WO.Feps	NoV40gnI	1111				

# **Drive Switching Characteristics** V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C

Symbol	Parameter	Condition	s egs	Min	Тур	Max	Units
t <sub>DD</sub>	Differential Output Delay Time	$R_L = 60\Omega$ , Figure 4	Initernation V	s obudio	15	25	ns
t <sub>TD</sub> S.0	Differential Output Transition Time	$R_L = 60\Omega$ , Figure 4	(	(Note 4	15 V	25	ns
t <sub>PLH</sub> 0	Propagation Delay Time, Low-to-High Level Output	$R_L = 27\Omega$ , Figure 5	Voltage (Note 5)	Output nitude c	12 no	20	ns
t <sub>PHL</sub> 00	Propagation Delay Time, High-to-Low Level Output	$R_L = 27\Omega$ , Figure 5	ner Off	(Note 4 with Po	ne 12	20	ns
t <sub>PZH</sub> 00	Output Enable Time to High Level	$R_L = 110\Omega$ , Figure 6	Output Current	e State	25	45	ns
t <sub>PZL</sub>	Output Enable Time to Low Level	$R_L = 110\Omega$ , Figure 7		HER	25	40	ns
t <sub>PHZ</sub>	Output Disable Time from High Level	$R_L = 110\Omega$ , Figure 6	long	O pueto	20	25	ns
t <sub>PLZ</sub>	Output Disable Time from Low Level	$R_L = 110\Omega$ , Figure 7			29	35	ns

# Receiver Switching Characteristics V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C

Parameter angluO	Conditions	Min	Тур	Max	Units
Propagation Delay Time, Low-to-High Level Output	$V_{ID} = 0V \text{ to } 3.0V,$ $C_L = 15 \text{ pF}, Figure 8$		16	25 8 8	ns
Propagation Delay Time,	Conditions	neter		25	Symbol
High-to-Low Level Output	- = 01.VC = 0V	tue	crential Inc	HQ 23	HTV
Output Enable Time to High Level	C <sub>L</sub> = 15 pF, Figure 9	d Voltage	ode15 T	22	ns
Output Enable Time to Low Level Am 0	$V_{O} = 0.5V, I_{O} = 8$	ut Low	int lats are	22	ns
Output Disable Time from High Level	C <sub>L</sub> = 5.0 pF, <i>Figure 9</i>	ajovi) agai	14	30	ns
Output Disable Time from Low Level	VC = MOV	(1.0)	24	40	ns
	Propagation Delay Time, Low-to-High Level Output Propagation Delay Time, High-to-Low Level Output Output Enable Time to High Level Output Disable Time from High Level	Propagation Delay Time, Low-to-High Level Output $C_L = 15 \text{ pF}$ , Figure 8  Propagation Delay Time, High-to-Low Level Output $C_L = 15 \text{ pF}$ , Figure 9  Output Enable Time to High Level $C_L = 15 \text{ pF}$ , Figure 9  Output Disable Time from High Level $C_L = 5.0 \text{ pF}$ , Figure 9	Propagation Delay Time, Low-to-High Level Output  Propagation Delay Time, High-to-Low Level Output  Output Enable Time to High Level  Output Disable Time from High Level  CL = 15 pF, Figure 9  CL = 15 pF, Figure 9  CL = 15 pF, Figure 9	Propagation Delay Time, Low-to-High Level Output  Propagation Delay Time, High-to-Low Level Output  Output Enable Time to High Level  Output Disable Time from High Level  CL = 15 pF, Figure 9  15  Output Disable Time from High Level  CL = 5.0 pF, Figure 9  14	Propagation Delay Time, Low-to-High Level Output $C_L = 15  pF$ , Figure 8 $C_L = 15  pF$ , Figure 8 $C_L = 15  pF$ , Figure 8 $C_L = 15  pF$ , Figure 9

Note 4:  $\Delta |V_{OD}|$  and  $\Delta |V_{OC}|$  are the changes in magnitude of  $V_{OD}$ ,  $V_{OC}$  respectively, that occur when the input is changed from a high level to a low level.

Note 5: In EIA Standards RS-422A and RS-485,  $V_{OC}$ , which is the average of the two output voltages with respect to ground, is called output offset voltage,  $V_{OS}$ .


Note 6: The algebraic convention, when the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.


Note 7: Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T+</sub>, and the negative going input threshold voltage, V<sub>T-</sub>.

Note 8: Refer to EIA Standards RS-485 for exact conditions.

Note 9: Only one output at a time should be shorted.

## **Parameter Measurement Information**











FIGURE 4. Driver Differential Output Delay and Transition Times



**FIGURE 5. Drive Propagation Times** 








Note 1: The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, duty cycle  $\approx 50\%$ ,  $t_f \leq 6.0$  ns,  $t_f \leq 6.0$  ns,  $t_Q = 50\Omega$ .

Note 2: C<sub>L</sub> includes probe and stray capacitance.

Note 3: DS96177 Enable is active high.

Note 4: All diodes are 1N916 or equivalent.





#### Section A Contents

			LVDS Introduction
	 Triver	Differential Line	
	Fleceiver		

Section 4

LVDS—Low Voltage

Differential Signaling



1

# **Section 4 Contents**

LVDS Introduction	4-3
DS90C031 LVDS Quad CMOS Differential Line Driver	4-4
DS90C032 LVDS Quad CMOS Differential Line Receiver	4-8
QR0001 QuickRing Datastream Controller (Lit. #114450)	4-11

Section 4 LVDS—Low Voltage Differential Signaling Driver

transmission applications. It is designed to meet the needs of future applications since the power supply may be as low as 2V. This technology is based on the proposed IEEE 1596.3 LVDS draft standard as a basis of electrical parameters.

LVDS technology features a low voltage differential signal of 330 mV (250 mV MIN and 400 mV MAX) and fast transition times. This allows the products to address high data rates easily exceeding 300 Mbit/s for some devices such as the QR0001. Additionally, the low voltage swing minimizes power dissipation while providing all the benefits of differential transmission.

Included in this section are the following related products:

- DS90C031 LVDS Quad CMOS Differential Line Driver
- DS90C032 LVDS Quad CMOS Differential Line Receiver
- QR0001 QuickRing™ Data Stream Controller

These products, the first in a planned series, introduce LVDS technology and provide designers with new alternatives to solving high speed I/O interface problems.

ОМ1 — D1 — D0UT1+

ОМ2 — D2 — D0UT2+

ОМ3 — D3 — D0UT3+

ОМ3 — D4 — D0UT3
ОМ4 — D4 — D0UT4
ОМ7 — D0UT4-

The state of	
16 - Vcc	1 -1110
15 -DN4	OUT 1+ 2
+4TU00	-11U0
15 - DOUT 4-	FN 4
12 -EN"	ourz 5
11 - 0 <sub>0073</sub> -	ourz+- 6
10 - DOUTS	O <sub>IH2</sub> -77
9 - 0 <sub>M3</sub>	8 - 0HD.

Order Number DS90C031M or DS90C031M See NS Package Number M16A or M16E

Enables		fuqui		
	*M3	DIN	+TUOUT+	D <sub>OUT</sub>
		X	Z	Z
VII other combinations			J	Н
LE inputs	8	Н		1

# **General Description**

The DS90C031 is a quad CMOS differential line driver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 65 MHz utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90C031 accepts TTL/CMOS input levels and translates them to low voltage (330 mV) differential output signals. In addition the driver supports a TRI-STATE® function that may be used to disable the output stage, disabling the load current, and thus dropping the device to an ultra low idle power state of 7.5 mW typical.


The DS90C031 and companion line receiver (DS90C032) provide a new alternative to high power psuedo-ECL devices for high speed point to point interfaces.

## **Features**


- >65 MHz switching rates
- ±330 mV differential signaling
- Ultra low power dissipation
- 500 ps maximum differential skew
- 1.8 ns maximum chip to chip skew
- Industrial operating temperature range
- Available in surface mount packaging (SOIC)
- Pin compatible with DS26C31, MB571 and 41LG
- Compatible with IEEE P1596.3 SCI LVDS draft standard

# **Connection Diagram**

# **Functional Diagram and Truth Tables**



Order Number DS90C031M or DS90C031N See NS Package Number M16A or N16E



TL/F/11946-2

#### DRIVER

En	ables	Input	Outputs	
EN	EN*	D <sub>IN</sub>	D <sub>OUT</sub> +	D <sub>OUT</sub> -
L	Н	X	Z	Z
All other combinations of ENABLE inputs		L	L	Н
		Н	Н	L

# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ ) = 0.3V to +6VInput Voltage ( $D_{IN}$ ) = 0.3V to ( $V_{CC}$  + 0.3V) Enable Input Voltage (EN, EN\*) = 0.3V to ( $V_{CC}$  + 0.3V)

Enable Input Voltage (EN, EN\*) -0.3V to (V<sub>CC</sub> + 0.3V) Output Voltage (D<sub>OUT+</sub>, D<sub>OUT-</sub>) -0.3V to (V<sub>CC</sub> + 0.3V)

Short Circuit Duration (D<sub>OUT+</sub>, D<sub>OUT-</sub>)

Continuous

Maximum Package Power Dissipation @ +25°C
M Package GBT
N Package

Derate M Package TBD mW/°C above +25°C Derate N Package TBD mW/°C above +25°C Storage Temperature Range -65°C to +150°C Lead Temperature Range Soldering (4 sec.) +260°C Maximum Junction Temperature +150°C

Switching Characteristics

# Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> ) Operating Free Air	+4.5	+5.0	5.5	Sylvan
Temperature (T <sub>A</sub> )	-40	+25	+85	°C

## **Electrical Characteristics**

Over supply voltage and operating temperature ranges, unless otherwise specified (Note 2).

**TBDW** 

**TBDW** 

(Figures 2 and 3)

Symbol	Parameter	Conditions	Pin <sup>OS</sup> W	Min	Тур	Max	Units
V <sub>OD1</sub>	Differential Output Voltage	$R_L = 100\Omega$	ngiH o	250	330	400	mV
ns.	5 10	(Figure 1)	woJ o	e Time Z	Enab		tegi
ΔV <sub>OD1</sub>	V <sub>OD1</sub> for Complementary	hish the safety of the device cannot be guard noterables" specifies conditions of device op ut of device pins is defined as negative. All v	"Electrical Char	eeorti ens "a to eldei siff g aa honlist	TBD	25	mV
Vos	Offset Voltage		D <sub>OUT</sub> +	1.125	1.2	1.275	V
ΔV <sub>OS</sub>	Change in Magnitude of VOS for Complementary Output States	the minimum and maylmum specified differe	The second second	No art sa to	TBD	25	mV
VoH	Output Voltage High	$R_L = 100\Omega$			1.365	1.4	٧
VOL	Output Voltage Low			1.0	1.035		٧
VIH	Input Voltage High			2.0		Vcc	٧
V <sub>IL</sub>	Input Voltage Low		D <sub>IN</sub> , EN.	GND		0.8	٧
l <sub>l</sub>	Input Current	$V_{IN} = V_{CC}$ , GND, 2.5V, or 0.4V	EN*	-10		+10	μΑ
V <sub>CL</sub>	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}$		-1.5			٧
los	Output Short Circuit Current	V <sub>OUT</sub> = 0V	Dour		TBD	6.0	mA
loz	Output TRI-STATE Current	$EN = 0.8V$ and $EN^* = 2.0V$ , $V_{OUT} = 0V$ or $V_{CC}$	D <sub>OUT</sub> -,	-10		+10	μΑ
Icc	No Load Supply Current	D <sub>IN</sub> = V <sub>CC</sub> or GND			1.5	2.5	mA
	Drivers Enabled	D <sub>IN</sub> = 2.5V or 0.4V			TBD	TBD	mA
ICCL	Loaded Supply Current Drivers Enabled	$R_L = 100\Omega$ All Channels $V_{IN} = V_{CC}$ or GND (all inputs)	V <sub>CC</sub>		1.47	TBD	mA
Iccz	No Load Supply Current Drivers Disabled	D <sub>IN</sub> = V <sub>CC</sub> or GND EN = GND, EN* = V <sub>CC</sub>			TBD	TBD	mA

**Switching Characteristics** 

Absolute Maximum Ratings (Note 1)

Symbol & O	Wm GST Parameter spexios9	Telered Conditions	Min	Тур	Max	Units
tehen + 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Differential Propagation Delay High to Low	$R_L = 100\Omega$ , $C_L = 5 pF$ (Figures 2 and 3)	0.6	1.3	10/5/2	ov vi <b>ns</b> us
<sup>†</sup> PLHD	Differential Propagation Delay Low to High	(Vcc + 0.3V) Maximus (Vcc + 0.3V) Reco		(°1:3 ,ME	) eq. <b>2.4</b> V tu	ani e insna
tsko  tphlo=tplHo	Differential Skew		0-TU	100 O	100 500 Til	ps Orci
t <sub>SK1</sub>	Channel to Channel Skew	TBDW - WORT		TBD	TBD 99	sions ns
t <sub>SK2</sub>	Chip to Chip Skew	Note 4		TBD	1.8	ns sn
tTLH 88+	as Rise Time (AT) enul	$R_L = 100\Omega$ , $C_L = 5 pF$	0.7	1.2	1.5	ns
t <sub>THL</sub>	Fall Time	(Figures 2 and 3)	0.7	1.2	1.5	ns
t <sub>PHZ</sub>	Disable Time High to Z	re ranges, unless otherwise sp	temperate	niter5qo br	a ag10ov v	ggue nsv
tpLZ xsM	Disable Time Low to Z	Conditions		165m61	sq 10	lons
t <sub>PZH</sub>	Enable Time Z to High	0001 = 1	age R	loV (5)tuO	sime10Hid	ns
tpzL	Enable Time Z to Low	() ambi	()	5	10	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except: V<sub>OD1</sub> and

Note 3: All typicals are given for:  $V_{CC} = +5.0V$ ,  $T_A = +25^{\circ}C$ .

Note 4: Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.

	Vos for Complementary Output States						(Anti-
HOV	Output Voltage High	$R_L = 100\Omega$			1,365		V
Vol							V
	Input Voltage High					Vec	V
							V
	Input Current	V <sub>IN</sub> = V <sub>GC</sub> , GND, 2.5V, or 0.4V	EN			01+	Au
VOL	Input Clamp Voltage	$Am \theta t - = 100$		-1.5			V
	Output Short Circuit Current	$V_{OUT} = 0$ V			CET		Am
loz	Output TRI-STATE Current	EN = 0.8V and EN* = 2.0V, VOUT = 0V or Voo		01-			Ащ
	No Load Supply Current						Am
	Drivers Enabled	$D_{IN} = 2.5 \text{V or } 0.4 \text{V}$				gat	Am
	Loaded Supply Current Drivers Enabled	R <sub>L</sub> = 1000 All Channels V <sub>IN</sub> = V <sub>CC</sub> or GND (all inputs)	ooV		1,47		Am
locz	No Load Supply Current Drivers Disabled	$D_{IN} = V_{CC}$ or GND $EN = GND$ , $EN^* = V_{CC}$					Am







FIGURE 2. Driver Propagation Delay and Transition Time Test Circuit



TURTUO	INPUTS	SELES			
Rour		*WB	EN		
		Н			
н	V1.0 ≤ QIV		All other combinations		
1	Vr.0 - ≥ o.1V	etu	of ENABLE inputs		

# DS90C032 LVDS Quad CMOS Differential Line Receiver

# **General Description**

The DS90C032 is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 65 MHz utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90C032 accepts low voltage (330 mV) differential input signals and translates them to CMOS (TTL compatible) output levels. The receiver supports a TRI-STATE® function that may be used to multiplex outputs.


The DS90C032 and companion line driver (DS90C031) provide a new alternative to high power psuedo-ECL devices for high speed point to point interfaces.

#### **Features**


- >65 MHz Switching Rates
- Accepts small swing (330 mV) differential signal levels
- Ultra Low Power Dissipation
- 500 ps Maximum Differential Skew
- 3.5 ns Maximum Chip to Chip Skew
- Industrial Operating Temperature Range
- Available in Surface Mount Packaging (SOIC)
- Pin Compatible with DS26C32A, MB570 and 41LF
- Compatible with IEEE P1596.3 SCI LVDS draft standard

# **Connection Diagram**

# **Functional Diagram and Truth Tables**



Order Number
DS90C032M or DS90C032N
See NS Package Number
M16A or N16E



TL/F/11945-2

#### RECEIVER

ENABLES		INPUTS	OUTPUT	
EN	EN*	R <sub>IN+</sub> - R <sub>IN-</sub>	ROUT	
L	н	X	Z	
All other combinations of ENABLE inputs		V <sub>ID</sub> ≥ 0.1V	Н	
		$V_{ID} \leq -0.1V$	L	

#### **Absolute Maximum Ratings** (Note 1) Derate M Package TBD mW/°C above + 25°C If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Derate N Package TBD mW/°C above +25°C Office/Distributors for availability and specifications. Storage Temperature Range -65°C to +150°C -0.3V to +6V Supply Voltage (VCC) +260°C Lead Temperature Range Soldering (4 sec.) Input Voltage (RIN+, RIN-) -0.3V to $(V_{CC} + 0.3V)$ Maximum Junction Temperature +150°C Enable Input Voltage (EN, EN\*) -0.3V to $(V_{CC} + 0.3V)$ -0.3V to $(V_{CC} + 0.3V)$ **Recommended Operating** Output Voltage (ROUT) continuous Short Circuit Duration (ROUT) Conditions Maximum Package Power Dissipation @ +25°C Min Typ Units M Package **TBDW** Supply Voltage (V<sub>CC</sub>) + 4.5 + 5.0 5.5 NV: **TBDW** GND of girlo N Package Receiver Input Voltage Operating Free Air -40 25 Temperature (TA) H°C **Electrical Characteristics**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Note 2).

Symbol	Parameter	Conditions	Pin	Min	Тур	Max	Units
V <sub>TH</sub> an	Differential Input High Threshold	V <sub>CM</sub> = +1.2V	RIN+,	me Z to F	+TBD	+100	mV
Vasolveb en	Differential Input Low Threshold	I which the salety of the device carnot be guaranteed acceptables. Specifies conditions of device operation of device rise in deficield as generating. At written	volues beyon * "Electrical Ch ositive, Curre	o ±100⊤	etim TBD	MetuloedA' a betated a	Vote f: Vmld b
I <sub>IN</sub>	Input Current	$V_{IN} = +2.4V$ $V_{CC} = 5.5V$			TBD	±10	μΑ
		V <sub>IN</sub> = 0V	$V_{\rm c} T_{\rm A} = +28$		TBD	±10	μΑ
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -0.4 \text{ mA}, V_{ID} = +200 \text{ mV}$	ROUT	15 e3.8s be	TBD 18	Chip to Chip	10 siV/4
		$I_{OH} = -0.4$ mA, Input terminated	nani to	3.8	TBD	interni	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2 \text{ mA}, V_{ID} = -200 \text{ mV}$	01011 010		TBD	0.3	٧
los	Output Short Circuit Current	Enabled, V <sub>OUT</sub> = 0V		TBD	TBD	TBD	mA
loz	Output TRI-STATE Current	Disabled, V <sub>OUT</sub> = 0V or V <sub>CC</sub>	lenerator	The state of the s	TBD	±10	μΑ
VIH	Input High Voltage		EN,	2.0			٧
V <sub>IL</sub>	Input Low Voltage	Garajua vavianas	EN*			0.8	٧
l <sub>l</sub>	Input Current				i ma	±10	μΑ
V <sub>CL</sub>	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}$	N 18VISOSH	A SHOW		-1.5	٧
Icc	No Load Supply Current	EN, EN* = V <sub>CC</sub> or GND, Inputs Open	Vcc		10	15	mA
	Receivers Enabled	EN, EN* = 2.4 or 0.5, Inputs Open	-	to management of section	12	17	mA
Iccz	No Load Supply Current Receivers Disabled	VEN = GND, EN* = VCC	VOX.	Parket Parket Sales	TBD	TBD	mA

DIHS!

FIGURE 2. Receiver Propagation Delay and Transition Time Waveforms

# **Switching Characteristics**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified.

Symbol	O"\Wm G8T Parameter eggslos9 W	Conditions	Min	Тур	Max	Units
<sup>t</sup> PHLD	Differential Propagation Delay High to Low	$C_L = 5 \text{ pF}$ $V_{ID} = 200 \text{ mV}$	1.5	3	(05V) 900	atloV vinsua
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	Figures 1, 2 (Note 4)	20V) 1.5VE 0	3(*NB	t Voltage (EN	ugal eldeni ns
tskD	Differential Skew  tpHLD - tpLHD	ntinuous Con	0 0	100	500 500 mg	hort Okcul sq sxmum E
t <sub>SK1</sub>	Channel to Channel Skew	TBDW Supply		TBD	TBD	ns
t <sub>SK2</sub>	Chip to Chip Skew	(Note 5)		TBD	3.5	ns
t <sub>TLH</sub> as a	Rise Time	Figures 1, 2		1.6	2.5	ns
t <sub>THL</sub>	Fall Time			1.6	2.5	ns
t <sub>PHZ</sub>	Disable Time High to Z	sanes unless abanda	umpacatura n	TBD	TBD	ns
tPLZ	Disable Time Low to Z	non-little and		TBD	TBD	ns
t <sub>PZH</sub>	Enable Time Z to High			TBD	TBD	ns
tPZL 0014	Enable Time Z to Low		NIO*	TBD	TBD	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.


Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.

Note 3: All typicals are given for:  $V_{CC} = +5.0V$ ,  $T_A = +25$ °C.

Note 4: AC input test waveforms for test purposes:  $t_r = t_f = 1$  ns (0-100%),  $V_{ID} = 200$  mV.

Note 5: Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.

## **Parameter Measurement Information**



TL/F/11945-3 FIGURE 1. Receiver Propagation Delay and Transition Time Test Circuit




FIGURE 2. Receiver Propagation Delay and Transition Time Waveforms

TL/F/11945-4

# QR0001 QuickRing™ Data Stream Controller

# **General Description**

QuickRing is a point-to-point data transfer architecture designed to facilitate high speed data streams. The QuickRing architecture can be applied both inside the chassis as well as outside the chassis environments to increase data throughput. Each QR0001 QuickRing Controller node in the ring is capable of streaming 350 MSamples/s per signal line simultaneously, including protocol overhead. This device is intended for use in applications that handle high-bandwidth data streams associated with graphics, uncompressed video, disk arrays, high-speed local area networks, multiprocessor systems, and to interconnect peripherals over a few meters of cable. The QR0001 QuickRing Controller can be used to augment the performance of traditional backplane buses in personal computers, workstations, and high-end systems. The QR0001 is useful for routing high-bandwidth streams in systems that are larger or topologically more complex than bus-based systems.

#### **Features**

- 160-pin PQFP package
- 16 node single ring capability
- Peak theoretical rate of 1.7 GBytes/sec for 16 node ring
- Support for Multi-Ring topologies
- Supports Separate Ring and Client Clock Rates
- Error detection detects 1- and 2-bit errors
- 2<sup>20</sup> separate stream IDs possible


#### **RING INTERFACE**

- Precision PLL captures data at 350 MSamples/s
- 50 MHz maximum ring clock frequency
- Low Voltage Differential Signaling (LVDS) ring interface

#### **CLIENT INTERFACE**

- 200 MBytes/s data transfer rate at both Tx and Rx ports
- 32-bit transmit and receive data ports
- Readable internal diagnostic register
- TTL signal interface

# **Block Diagram**



TL/F/11928-1

# QR0001

# QuickRing™ Data Stream Controller

# General Description

Quickfiling is a point-to-point data transfer architecture designed to facilitate high speed data streams. The Quickfiling
struttecture can be applied both inside the chassis as well
architecture on the applied both inside the chassis as well
throughput Each QR0001 Quickfiling Controllar node in the
structure of the streaming 350 MSamplest's per signal line
simultaneously, including protocol overhead. This device is
mended for use in applications that handle high-bandwidth
data streams associated with graphics, uncompressed vidsessor systems, and to interconnect peripherals over a few
meters of cable. The QR0001 Quickfiling Controller can be
used to sugment the performance of traditional backgiane
systems. The QR0007 is useful for routing high-bandwidth
systems. The QR0007 is useful for routing high-bandwidth
systems. The QR0007 is useful for routing high-bandwidth

#### Rantsurak

- it 160-pin PQFP padvage
- u 16 node single ring capabilly
- is Peak theoretical rate of 1.7 GBytes/sec for 16 node ting
  - & Support for Multi-Ring topologies
  - # Supports Separate Ring and Client Clock Rates
    - Error detection detects 1- and 2-bit errors
      - aldizago aGI maente etausgas 099 a

#### RING INTERFACE

- R Precision PLL captures data at 350 MSamples/s
  - is 60 MHz maximum ring clock frequency
- at Low Voltage Differential Signaling (LVDS) ring interface

#### ENT INTERFACE

- # 200 MBytes/s data transfer rate at both Tx and Rx pods
  - w 32 bit transmit end receive data ports
  - Readable Internal diagnostic register
    - TTL signal interface

# Block Diagram







Section 5 Contents
DS36001 StJO1 Serial Link input/Output Device
PC87316 (Super I/OTM) Dual UART with Floppy Disk Controller and Parallel Port. PC87311/PC87312 (Super I/OTM II/III) Floppy Disk Controller with Dual UARTs, Parallel Port.
and IDE Interface PC I/O COMMUNICATIONS
PC16550C/NS16550AF Universal Asynchronous Receiver/Transmitter with FIFOs

# Section 5 Special Interface

NOTE: Super I/O and PC I/O Communications complete datasheets are available from the Customer Support Center at 1-800-272-9959 or your local National Sales Office or distributor.

# Super I/O PC I/O Communications



# **Section 5 Contents**

DS36001 SLIO1 Serial Link Input/Output Device	5-3
SUPER I/O	
PC87310 (Super I/O™) Dual UART with Floppy Disk Controller and Parallel Port	5-20
PC87311/PC87312 (Super I/O™ II/III) Floppy Disk Controller with Dual UARTs, Parallel Port	
and IDE Interface	5-21
PC I/O COMMUNICATIONS	
PC16550C/NS16550AF Universal Asynchronous Receiver/Transmitter with FIFOs	5-22

Section 5 Special Interface

**NOTE:** Super I/O and PC I/O Communications complete datasheets are available from the Customer Support Center at 1-800-272-9959 or your local National Sales Office or distributor.

Super I/O PC I/O Communications

# DS36001 SLIO1 Serial Link Input Output Device

# **General Description**

The DS36001 SLIO1 is designed to conform to the ISO CAN protocol. The Controller Area Network (CAN) is a serial communication protocol that supports distributed real-time control and is specially designed to provide efficient data communication between automotive electronic subsystems.

The SLIO1 implements an 8-bit Serial Linked I/O port for a remote microcontroller with the link being provided by the CAN network. The device features capabilities of a microcontroller including, the ability to generate an interrupt for the master when one of it's I/O pins changes state.

The DS36001 is designed to allow the implementation of very low cost nodes. The port has been defined so as to cover the widest possible application range. To reduce the overall system cost, an on-board oscillator has been developed which requires no external components.

The use of the CAN bus and SLIO1 nodes represents a very cost effective way of increasing the I/O capability of a microcontroller and reducing the amount of wiring which is required to connect all peripherals to the microcontroller.

#### **Features**

- Supports CAN (Controller Area Network) specification 2.0 B.
- Provides variable port configuration
- Calibration of on-board oscillator is done internally (without external components)
- Operates from 20 Kbits/s to 125 Kbits/s
- On-chip error detection logic to provide automatic diagnostic
- Built-in reference voltage of 2.5V (one half of the power supply)
- Capable of operating in a single wire bus configuration. This feature guarantees safe operation even when one of the two wires is damaged
- Provides individual Enable/Disable for each port

# **Applications**

- Automotive
- Body electronics and instrumentation
- Industrial applications motor autora rolls 1.4.5
  - Sensor/actuators interface
- Microprocessor-based System Designs
  - Extension of I/O capabilities of microprocessors

# **Logic Diagram** Tx0 RxO Tx1 VREF MUX MUX **Bus Mode** Bus Mode COMP Deglitcher Bit Stream Processor Oscillator Transceiver Logic 1/0 Register Match + Decode Identifier ID0 - ID3 Mark Port Logic X 囟 PO TL/F/11931-1 FIGURE 1

# **Connection Diagram**




FIGURE 2. DS36001 Order Number DS36001TM See NS Package Number M24B Order Number DS36001TN See NS Package Number N24D

#### **Table of Contents**

DC ELECTRICAL CHARACTERISTICS AC ELECTRICAL CHARACTERISTICS PIN DESCRIPTION

#### 1.0 INTRODUCTION

- 1.1 Bit Stream Processor
- 1.2 Oscillator
- not 1.3 Registers and Counters (and O) MAD shoqque a
  - 1.3.1 Cyclic Redundancy Check Register 8 0.3

Features

E Built-in reference voltar

evitomotuA 88

te Microprocessor-br

s Capable of operating in a single wi

- 1.3.2 Transmit/Receive Shift Register
- 1.3.3 Identifier Register
- 1.3.4 Error Counters a ald 05 mont astered 0
- 1.4 Port Logic ivong of pigot noitoeteb rome giro-nO #
- 1.5 Error Management Logic

#### 2.0 DS36001 FUNCTIONAL DESCRIPTION Mague

- 2.1 Bus Modes
- 2.2 Oscillator and Comparator to all active own and to
- 2.3 Error Management Logic and Isubivibri abbivor9 m
  - 2.3.1 Error States
  - 2.3.2 Rules and Exceptions
- 2.4 Port Functions emurgani bna apinospala vboS ---
  - 2.4.1 SLIO1 Status Information and Register Marker
  - 2.4.2 Input Data Register
  - 2.4.3 Positive Edge Register
  - 2.4.4 Negative Edge Register
- 2.4.5 Output Data Register
  - 2.4.6 Data Direction Register
- 2.5 Identifier Programming
- 2.6 Transmission of Data Frames
- 2.7 Reception of Data Frames
- 2.8 Alternate Operating Modes
  - 2.8.1 External Clock
  - 2.8.2 Production Test Mode

## 3.0 CAN PROTOCOL OVERVIEW

- 3.1 CAN Disclaimer
- 3.2 CAN Frame Formats
- SOLVE SUITE STATE OF THE SUITE SUITE SOLVE SUITE   - 3.2.2 Remote Frame
  - 3.2.3 Error Frame (1) 323 (1) 1519 162
  - OSI and of 3.2.4 Overload Frame FOLIS 1000030 and
  - 3.3 Data and Remote Frame Fields atab theis 3.3.1 Start of Frame (SOF) sage at boo lorings
  - ametavadu 3.3.2 Arbitration Field neewed not soinuminoo
  - s tot had 0 3.3.3 Control Field in stremelant follo ent
    - 3.3.4 Data Field This religion occording alongs
  - of a micro-3.3.5 CRC Field mids entrappidation reflorings
    - ata 3.3.6 ACK Field \ at to one man'w tatan and
  - to notatine 3.3.7 End of Frame (EOF) to a 1000880 off
  - 3.3.8 Specification of the Inter Frame Space
  - 3.4 Multi-Master Priority Based Bus Access
    - 3.5 Multicast Frame Transfer by Acceptance Filtering
  - 719V & 3.6 Remote Data Request and MAO set to eau edT
    - 3.7 System Flexibility
    - 1910 3.8 System Wide Data Consistency 1910 of behilder
      - 3.9 Frame Coding
      - 3.10 Bit Stuffing
      - 3.11 Order of Bit Transmission
      - 3.12 Frame Validation
      - 3.13 Frame Arbitration and Priority
      - 3.14 Acceptance Filtering
      - 3.15 Bit Timing Definition

0 0 0 0 0

- 3.15.1 Nominal Bit Rate
  - 3.15.2 Nominal Bit Time
  - 3.15.3 Segments of Bit Time
  - 3.15.4 Time Quantum
  - 3.15.5 Synchronization

# Absolute Maximum Ratings (Notes 1 and 2) of 2 08- - AT solitains to stand Isolitable DA

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 6.5V
Input Voltage (Any Input) V<sub>CC</sub> + 0.5V to GND - 0.5V
D.C. Output Current for I/O Port Pins ±5 mA
D.C. Output Current for All Other Pins ±25 mA

Power Dissipation at 25°C

Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 4 sec.) 260°C

# Recommended Operating

# DC Electrical Characteristics $T_A = -40^{\circ}C$ to $+125^{\circ}C$ , $V_{CC} = 5V \pm 4\%$ (Notes 2 and 3)

200 mW

Symbol	Parameter	Conditions	Min	Тур	Max	Units
INPUT COMP	PARATOR (Rx0 and Rx1)	sound 2 househ 5 househ 4 house	Description of the Party of the	CLKI		
VIH	Minimum Input High Voltage		V <sub>CC</sub> - 1.5			٧
V <sub>IL</sub>	Maximum Input Low Voltage	fuglue of tile			1.5	٧
V <sub>diff</sub> (Dom)	Differential Voltage (Dominant)	(Note 4)			-25	mV
V <sub>diff</sub> (Rec)	Differential Voltage (Recessive)	(Note 4)	+25	E1		mV
OUTPUT DRI	VERS (Tx0 and Tx1)	+ told tx0 < 200 ns)	(ISETUP			
V <sub>OL</sub>	Output Voltage Low	I <sub>OL</sub> = 1.5 mA @ Tx0	oweiv		0.1	٧
V <sub>OH</sub>	Output Voltage High	I <sub>OH</sub> = -1.5 mA @ Tx1	V <sub>CC</sub> - 0.1			٧
CONTROL S	IGNALS (EXTRST, TEST, CLKIN)		(3)	(Note	noitahozeO	nia
V <sub>IL</sub>	Input Low Voltage	mattelepes Cold 1 2 10 5			1.5	V
V <sub>IH</sub>	Input High Voltage	from the second that it should be	3.5	and M	annul e	V
DIGITAL PAR	RALLEL PORT (P0-P7), Ext Clk	Today doda	500 770 750	1111111	eis	IIC)
V <sub>OL</sub>	Output Low Voltage	Sink Current = 4.0 mA			1.0	V
V <sub>OH</sub>	Output High Voltage	Source Current = -4.0 mA	V <sub>CC</sub> - 0.1		501.0	V
V <sub>IL</sub>	Input Low Voltage	Ou	0		1.5	V
V <sub>IH</sub>	Input High Voltage		3.5		149.0	V
I <sub>IH</sub>	Input High Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	-10		+10	μΑ
1 <sub> L</sub>	Input Low Current	$V_{IN} = V_{CC}$ or GND	-10		+10	μΑ
V <sub>CL</sub>	Input Diode Clamp Voltage	I <sub>CLAMP</sub> = -12 mA	-1.5			V
Icc	Supply Current			26		mA
I <sub>SL</sub>	Sleep Current		-		500	μΑ
V <sub>REF</sub>	Reference Voltage	I <sub>OUT</sub> ≥ -75 μA	(V <sub>CC</sub> /2) - 0.12		(V <sub>CC</sub> /2) + 0.12	V

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All input and/or output pins shall not exceed V<sub>CC</sub> plus 0.5V and shall not exceed the absolute maximum rating at anytime, including power-up and power-

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified. All typical values are specified under these conditions: V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C, unless otherwise stated.


Note 4: V<sub>diff</sub> = Rx0-Rx1.

# AC Electrical Characteristics TA = -40°C to +125°C, VCC = 5V ± 4% Tribumix 8M Studoed A

Symbol	Parameter	Conditions Conditions	Min	Тур	Max	Units
t <sub>d</sub> Total	Total Delay of the Input Comparator and Output Driver	$1.5V < (V_{Rx0} + V_{Rx1}) < V_{CC} - 1.5V$	Mdslisv	ors for a	200	ns
t <sub>CLK</sub>	Clock Period	CLKIN = Ext Clock	100	(andua A	250	ns

# CAN Propagation Time

CAN Pro	opagation lime	± 25 mA Supply Vol	nt for All Other Plins	tput Curre	D.C. Out
t <sub>total</sub>	t <sub>setup</sub> + t <sub>CLK</sub> to Output Tx0	(See Waveform in Figure 3)	at 25°C	200	ns



 $(t_{SETUP} + t_{CLK} \text{ to Tx0} < 200 \text{ ns})$ viewed at Tx0 in TEST mode

FIGURE 3. Waveforms in TEST Mode

TL/F/11931-3

# Pin Description (Note 5)

#### TABLE I. Pin Description

TABLE I. PIN Description			
Pin Name	Number of Pins	Input/Output	Description
Clkin	1		External Clock
ExtRst	1	SPECURISM = 4.0 mA	Reset and Decode Control
ID0-ID3	4	Am U.A Manuo equide	Identifiers
P0-P7	8	1/0	Port Receiver Input and Driver Output
Rx0-Rx1	2 0.5		Bus Driver Inputs
Tx0-Tx1	2	ONE 10 30 A = N	Bus Driver Outputs
TEST	1 07-	GN03020A = NA	Decode Control
V <sub>ref</sub>	1 8.1-	Adli Si — Adma Di	Reference Voltage
V <sub>DD</sub>	1		Digital Power Supply
V <sub>DDA</sub>	1		Analog Power Supply
V <sub>SS</sub> (S(O)V)	310 - (2/30A)	Augu - s nuoi	Digital Ground
V <sub>SSA</sub>	gilateration eta yerti Zeramanag 1 devica operation	ear the safety of the device carnet be startistics" provides conditions for easy	Analog Ground

Note 5: The above listed functions of the pins are only valid for the normal mode of operation. The normal mode of operation is achieved by placing low on the TEST and ExtRst pins. (See information on the testing below.)

Cyclic Redundancy Check Register (CRC Register)
Transmit/Receive Shift register (Tx/Rx Shift Register)
Match & Decode Logic
Identifier Logic
Port Logic
Error Management Logic (EML)

#### 1.1 BIT STREAM PROCESSOR

The Bit Stream Processor (BSP) is a sequencer controlling the data stream between the Tx/Rx Shift Register, CRC Register, Identifier, Port Logic, and the bus line. The BSP also controls the Error Management Logic (EML) and the oscillator such that functions such as: reception, arbitration, transmission, and error signalling are performed according to the CAN protocol and the correct calibration of the oscillator's pre-scaler is maintained. Note that the automatic retransmission of messages which have been corrupted by noise or other external error conditions on the bus line is handled by the BSP.

#### 1.2 OSCILLATOR

The clock is generated from the on-board oscillator which is calibrated using the calibration message received via CAN bus. These calibration messages are sent by those nodes which contain quartz controlled clocks. The circuit for calibrating the on-board oscillator is implemented in the DS36001; therefore, a frequency variation of 500% can be tolerated by the system. In order to maintain the clock synchronization by the SLIO1 nodes, a calibration message must be sent regularly. As a consequence of the internal clock generation, the bus speed range of such a SLIO1 node is limited between 20 kbits/s to 125 kbits/s.

#### 1.3 REGISTERS AND COUNTERS

#### 1.3.1 Cyclic Redundancy Check Register

This register generates the Cyclic Redundancy Check (CRC) code which is transmitted after the data bytes and checks the CRC code of incoming messages. This is done by dividing the data stream by the code generator polynomial.

#### 1.3.2 Transmit/Receive Shift Register

This Tx/Rx Shift Register holds the destuffed bit stream from the bus line to allow the parallel access to the Identifier for the acceptance match test and, afterwards, the parallel transfer of the two data bytes to the port logic.

#### 1.3.3 Identifier Register

During Reset, the programmable four bits of the identifier are stored into this register as defined by the pull-up or pull-down resistors on the pins ID0-ID3. The other identifier bits are fixed and can only be changed by making a new mask for the chip. The last bit of the identifier is generated by the BSP, depending on the direction of the message.

#### 1.3.4 Error Counters

In each CAN module there are two error counters to perform a sophisticated error management. The Receive Error

TEC overflows the device is switched bus-off, i.e., it does not participate in any bus activity.

The following errors can be detected and lead to an increase by eight of either the Receive or Transmit Error Count in every module detecting.

- Bit Error the transmitted bit is not the received one
   Stuff Rule there is no stuff bit where it is supposed
  - When the external reset is performed, the normal mode is
  - Frame check a fixed frame bit does not have the specified value and another than the speci-

  - ACK check a transmitting node does not get any acknowledgment

#### 1.4 PORT LOGIC

This block contains logic which enables the programming of the port functions. It interprets data received from the Tx/Rx Shift Register and loads data to be transmitted into this register.

# 1.5 ERROR MANAGEMENT LOGIC Ploto MAD and graduate

The Error Management Logic (EML) is responsible for the fault confinement of the CAN device. All messages are received, checked and acknowledged by any node in the network. Even messages which are filtered by the acceptance filter are checked for errors. If any node detects an error it starts transmitting an error frame.

There are two error counters, one for the transmitted data and one for the received data, which are incremented as soon as an error occurs. If either counter goes beyond a specific value the node goes to an error state. A valid frame causes the error counters to decrease.

# 2.0 DS36001 Functional Description

#### 2.1 BUS MODES

The comparator monitors levels of the Rx0 and Rx1 input pins. The output of the comparator is "1" if the voltage levels of the CAN bus lines are regarded as recessive and it is "0", if they are regarded as dominant.

There are three possibilities to generate the output signal of the comparator. In normal operation, the CAN bus is configured of two wires, and the Rx0 and Rx1 levels are compared against each other. If one of the two wires is damaged, the SLIO1 can still operate in a single wire CAN bus configuration. In this case, the level of one single wire is compared against the on-board generated reference voltage V<sub>REF</sub>. Additionally, if only the Rx0 input is regarded the Tx1 output is turned off, to take into account the possibility of a short circuit between the two CAN bus lines. When enabled, the SLIO1 can exist in the following four bus configurations.

## 2.0 DS36001 Functional Description (Continued)

and of earliest end sending bins about at TABLE II. Comparator Input Configuration

	Bus Modes i nerti	Mode Bits	Recessive	Dominant	Comment
0	Differential	00	Rx0 > Rx1	Rx0 < Rx1	Differential Communication
1	One-Wire Rx1	any bustoctivity.	Rx1 < V <sub>REF</sub>	Rx1 > V <sub>REF</sub>	Communication on Tx1/Rx1
2	One-Wire Rx0	nors carope detec	Rx0 > V <sub>REF</sub>	Rx0 < V <sub>REF</sub>	Communication on Tx0/Rx0
3	Sleep	gales at the subor	Rx0 > V <sub>REF</sub> and Rx1 < V <sub>REF</sub>	*Rx0 < V <sub>REF</sub> *Rx1 > V <sub>REF</sub>	Low Current Mode My 1979

\*Wake up condition. The first on all event

When the external reset is performed, the normal mode is active and the SLIO1 waits for a suitable calibration message. If it does not receive such message within adequate time, it switches to the next mode in the numerical order. If it reaches sleep mode, all activities are stopped until the next dominant bit is monitored on the bus.

After the hardware reset, the SLIO1 will be always in the bus mode 0. There are three conditions to switch to the next bus mode, an overflow of the bit counter (8 Kbits since the last calibration message or since reset), or the Receive or Transmit Error Counters reach the error passive limit of 128. By switching to the next bus mode, the SLIO1 is internally reset and waits for the next calibration message before starting the CAN protocol bus off recovery sequence and going on bus again. The SLIO1 switches the bus modes from the bus mode 0 to mode 1 to mode 2. The SLIO1 can switch to the sleep mode only from the bus mode 2. The SLIO1 will leave this sleep mode upon detecting a dominant bit on either of the two bus lines.

The following state diagram shows the switch-over conditions for the possible four CAN-bus modes.

After power-on Normal Reset nputs: Rx0,Rx nobsulov Outputs: Tx0,Tx1 Condition 2 Condition 1 One-wire Sleep Rx1 mode Mode Inputs: Rx0,Rx1 Inputs: Rx1 Outputs: Tx1 Condition 1 Condition 1 One-wire Rx0 mode Inputs: Rx0 Outputs: Tx0 2

> Condition 1: bit counter overflow (>8191) or error counter overflow (>255). Condition 2: Dominant bit detected on RxO or Rx1

FIGURE 4. CAN-bus Modes and Switch-Over Conditions

## TABLE III. CAN Bus Modes

Bus Mode		Mode Bits	2.1 BUS 84	Reception stop and well and		Transmission	
tugni bus n	NOGENH ON TH	ala Wode bits	Diff	Rx1	Rx0	Tx1	Tx0
0 Differ	ential as bab	AN bus li00 are regar	Derti foxila		retatgeri	×	1.3.2 Transmin
1 One-	wire Rx1	timob sa bolnager era	"O", if they	the ldcX iffier	da trio desturio erallei accese to	e to aXow the	from the bus ile
2 One-	wire Rx0	iles of eat 10 more in the state	EQUIDO SOL	lettersq ort;	and, a serverds	ance match test	for fix accepts
3 Sleep	level fxR bru	Oxfi ent the RxO	wit to beru	x	X	porta mao om	OTH TO TOTELLETS

Diff: differential input voltage on Rx0 and Rx1 (recessive Rx0 > Rx1)

Rx1: input voltage on Rx1 compared to V<sub>REF</sub> (recessive Rx1 < V<sub>REF</sub>)

Rx0: input voltage on Rx0 compared to V<sub>REF</sub> (recessive Rx0 < V<sub>REF</sub>)

In each CAN module there are two error counters to perform a sophisticated error management. The Receive Error

for the chip. The last bit of the identifier is generated by the

### 2.0 DS36001 Functional Description (continued) Improved Immoliorated 10000000 0.5

The Tx1 output is disabled in bus mode 2 to tolerate the short-circuit between the CAN bus wires CAN\_H and CAN\_L.

The Deglitcher is an active filter which is realized by inhibiting the comparator output for 8 clock cycles after performing a signal change at the comparator output. A glitch at the comparator input will simply be ignored because, in order for a glitch to cause a change in the signal level at the comparator output, it should last for at least 8 clock cycles. The deglitcher will increase the system reliability.

## 2.2 OSCILLATOR AND CALIBRATOR

The on-board oscillator is an RC type oscillator. This oscillator is calibrated to the exact frequency required by examining messages coming over the CAN bus. On power-up, a calibration must be sent on the bus to calibrate the oscillator. Once the oscillator is well calibrated to correctly receive messages, the calibration logic will then only calibrate itself to nodes which send a particular calibration message, labeled by a special Identifier. The calibration message must be sent periodically (typically 20 ms) or the device will stop responding. This calibration message may be sent only by the quartz controlled nodes. Only when the SLIO1 is correctly synchronized to a quartz node, will it allow itself to write a dominant level onto the bus. The Identifier of this calibration message is defined by hardware and can only be changed by modifying one mask of the chip.

If the SLIO1 does not receive a suitable message for calibration of its oscillator within 8 Kbit times after the last suitable message or after waking up, it will switch to the next bus mode. After trying both one wire bus modes without success it will enter the sleep mode. During this mode, the total power consumption is reduced to less than 500  $\mu A$ . Any external bus activity (either bus wire in the dominant state) will cause the device to wake up, whereupon it will reinitialize itself and calibrate its oscillator. On wakeup the bus mode is reset to normal two wire differential operation (bus mode 0). Note that on switching bus modes or entering sleep mode, the device is effectively reset to its power-up state, resetting also the port registers. The SLIO1 broadcasts this reset by sending a special message after the successful calibration.

As distinct from other CAN nodes, the SLIO1 CAN node is not able to wake up by local events or to wake up other nodes, because the SLIO1 CAN node cannot start transmission if its oscillator is not calibrated. Therefore, to keep the network alive, a quartz node should send the calibration message regularly with a repeating period less (to take into account the possibility of bus errors) than the maximum distance of 8 kbit/Baud-Rate.

Note: The calibration of the oscillator requires at least three consecutive messages, the second and third of them error free, if the node was in sieep mode. Therefore, it is possible for the quartz controlled node to go error-passive before it gets an acknowledge to its wake-up message.

Requirements for messages which are used for calibration are:

The message must come from a quartz controlled node and have the Identifier: 000 1010 1010.

In the message, the first recessive to dominant transition after the Control Field must be followed by another recessive to dominant transition in a distance of exactly 32 bit times, including stuff bits.

One suitable message is (there are many others, using different data bytes)

Identifier = 000 1010 1010

DLC = 0010

Data (2 bytes Data Field) = 10101010 00000100

Bus bit stream = 0 000 1010 1010 0 00 0|010 10101010 0000|0100

000|01011100000|0 ("|" signifies a recessive stuff bit)

In this example, the first recessive to dominant transition after the Arbitration Field is in the first data byte, from the first to the second bit. The bit number 32, after the first bit of the first data byte is (there are three stuff bits in the Data and CRC Fields) the last but one bit of the CRC Field. This last but one bit is recessive ("\")") and is followed by a dominant ("0") bit. The total length of this message (from the Start of the Frame to the end of Intermission) is 67 bits.

#### 2.3 ERROR MANAGEMENT LOGIC

#### 2.3.1 Error States

With respect to fault confinement a unit may be in one of the following three states:

- · error active a eviggest edit past tome na pribnes total
  - A node is "error active" once it detects an error but has not yet become "error passive".
- error passive

A node is "error passive" when the Transmit Error Count equals or exceeds 128, or when the "Receive Error Count" equals or exceeds 128. An error condition letting a node become "error passive" causes the node to send an Passive Error Flac.

- bus off
  - A node is "bus off" when the Transmit Error Count is greater than or equal to 256.

An "error active" unit can normally take part in bus communication and send an Active Error Flag when an error has been detected.

An "error passive" unit must not send an Active Error Flag. It takes part in bus communication, but when an error is detected only Passive Error Flag is sent. Also, after the transmission, an "error passive" unit will wait before initiating a further transmission.

A "bus off" unit is not allowed to have any influence on the bus, (e.g., output drivers switched off.)


Special error handling is performed at following situations:

A stuff error occurs during arbitration when a transmitted recessive stuff bit is received as a dominant bit. This does not lead to an incrementation of the TEC.

An ACK error occurs in an error passive device and no dominant bits are detected in the passive error flag. This does not lead to an incrementation of the TEC.

A valid reception or transmission leads to a decrementation of the error counters by one. *Figure 5* shows the connection of different error states according to the error counters.

## 2.0 DS36001 Functional Description (continued) in 1929 Gland Innovation 1908 20 0.5



**FIGURE 5. CAN Bus States** 

#### 2.3.2 Rules and Exceptions

There are two error counters implemented in this device for the error detection.

Transmit Error Count o tid eno tud feel ent (ableFI ORO bas

Receive Error Count all bha ("I") evisseden all tid end tud teat

These counters are modified according to the following

- 1. When a receiver detects an error, the Receive Error Count will be increased by 1, except when the detected error was a Bit error during the sending of an Active Error
- 2. When a receiver detects a "dominant" bit as the first bit after sending an error flag the Receive Error Count will be increased by 8.
- 3. When a transmitter sends an Error Flag the Transmit Error Count is increased by 8.

If the transmitter is "error passive", and it detects an Acknowledgment Error because of not detecting a "dominant" ACK and does not detect a "dominant" bit while sending its Passive Error Flag.

Exception 2: Image of the nerty "to aud" at about A If the transmitter sends an Error Flag because a stuff error occurred during arbitration whereby the stuff bit is located before the RTR bit, and should have been "recessive" and has been sent as "recessive" but monitored as "dominant".

In both exceptions, the Transmit Error Count is not

If a transmitter detects a bit error while sending an Active Error Flag or an Overload Flag the Transmit Error Count is increased by 8.

If a receiver detects a bit error while sending an Active Error Fiag or an Overioad Flag the Receive Error Count is increased by 8.

Any node tolerates up to 7 consecutive "dominant" bits after sending an Active Error Flag, Passive Error Flag or Overload Flag. After detecting the 14th consecutive "dominant" bit (in case of an Active Error Flag or an Overload Flag) or after detecting the 8th consecutive "dominant" bit following a Passive Error Flag, and after each sequence of additional eight consecutive "dominant" bits every transmitter increases its Transmit Error Count by 8 and every receiver increases its Receive Error Count by 8. of different error states according to the error coun After the successful transmission of a message (getting ACK and no error until the End of Frame is finished) the Transmit Error Count is decreased by 1 unless it was althe Dealitcher is an active filter which is realized by 0

After the successful reception of a message (reception without error up to the ACK SLOT and the successful sending of the ACK bit), the Receive Error Count is decreased by 1, if it was between 1 and 127, if the Receive Error Count was 0, it stays 0, and if it was greater than 127, then it will be set to a value between 119 and 127, ava and ease rond like rendaligob

An "error passive" node becomes "error active" again when both the Transmit Error Count and the Receive Error Count are less than or equal to 127.

A node which is "bus off" is permitted to become "error active" (no longer "bus off") when both its error counters are set to 0 after 128 occurrences of 11 consecutive "recessive" bits have been monitored on the bus.

Note: If during system start-up only 1 node is on-line, and if this node transmits some message, it will get no acknowledgment, detect an error and repeat the message. It can become "error passive" but not "bus off" due to this condition.

## 2.4 PORT FUNCTIONS vinO sebon bellottoo shaup ent

The port functions are controlled by various registers. Each writeable register may be written by sending a Data Frame with a two byte long Data Field where the lower part of the first byte is the Register Marker for the addressed register and the remaining byte is the information which will be written to the register. The first part of the first byte is reserved.

#### 2.4.1 SLIO1 Status Information and Register Marker

The first byte of each message transmitted by a SLIO1, contains status information and the Register Marker to describe the contents of the following byte.

Rstd EW	Bus Mode	ets	odila	Register Marker
Four parts of the st	atus inforn	natio	on are	available:
Rstd (Bit 7)				e first message after en reset.
				has just entered the ator is calibrated.
ALIO1 CAN node is	Rstd = (	0: C	ther o	data frame adda a
to wake (a till) was not a transmart transmart to feep the and the calibration and these for take into a till maximum distance three consecutive	Count or exceeder or Warr successf EW = reached.	the d, a ning ul tr 1:	Trans leas limit ansm error	the Receive Error smit Error Count has t temporarily, the Er- (32) since the last ission of a message. warning limit (32)
r free, if the node was in partz controlled node to				warning limit not
Bus Mode (Bits 5,4)	1 and 2]			ne Bus Mode are [0,
ontrolled node and	01: Mode	9 1	(one-	wire mode, Tx0 dis-
		2		wire mode, Tx1 dis-
Reserved (Bit 3)	Reserved	d an	d trar	nsmitted as "0".

shown below).

Marker	Abbr.	Function College
0	Р	Input Data ( Port) Register (read only)
1	PE	Positive Edge Register (write only)
2	NE	Negative Edge Register (write only)
3	OD	Output Data Register (write only)
4	DD	Data Direction Register (write only)
5-7		reserved

These registers can be cleared by activating the ExtRst pin, or when entering the sleep mode. On wake up, or after reset, after the oscillator is calibrated, the SLIO1 will transmit the contents of the Input Data Register (all port pins input), with the Rstd bit in the status byte set to "1". In this way the CPU is made aware that a reset has been executed by the SLIO1 CAN node.

#### 2.4.2 Input Data Register

#### Register Marker = 0 a TEST and this ideal of betsennes ed

This register is loaded with the actual digital value of the port pins P0..P7 when it is transmitted by the SLIO1. The content of this register is sent in response to a Remote Frame, or by a SLIO1 initiated transmission when an edge has been detected on a pin and has been enabled in the appropriate Edge Register. A high/low level on the pin is transmitted as a 1/0 data bit respectively. Note that after detecting an edge, the register will not actually be loaded into the Tx/Rx shift register until the Control Field in the CAN message has been sent. This effectively provides an input settling delay. Additionally, this register will automatically be sent by the SLIO1 after the chip has been reset by the ExtRst signal, upon waking up after sleep mode or after changing its Bus Mode, once it has successfully calibrated its oscillator.

7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

## 2.4.3 Positive Edge Register and and wolle like it left at

## Register Marker = 1/ elemans to - abne mod no beaseron

This register is used to enable automatic transmission of the contents of the input data register in the event that the corresponding pin P0..P7 makes a positive transition. A logical one enables such a transmission on a rising edge of the corresponding pin; a logical zero disables it.

ertyor b	6.00	ed 560 f	ng taffic	3	2	of belown	0
PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0

#### 2.4.4 Negative Edge Register

#### Register Marker = 2

As for the positive edge register but for falling edges.

	7	6	5	4	3	2	1	0
1	NE7	NE6	NE5	NE4	NE3	NE2	NE1	NE0

Register marker = 3 and militinabl without nawol ent bas This register holds the logical value which is output to the port pins P0..P7 which are enabled as outputs by the corresponding bits in the Data Direction Register. A 1/0 bit in the Output Data Register corresponds to the high/low level respectively on the output pin. This register is written by sending a message with the Register Marker set to 3.

en7 yl	10 60 h	0005	14/40	30	201	ai tidī	0181
OD7	OD6	OD5	OD4	OD3	OD2	OD1	OD0

#### 2.4.6 Data Direction Register, NOLIZ entraiv ou tea ed riso

## Register Marker = 4

This register controls which pins will be used for the output. A logical 1 means that the pin will be driven and used as an output. A logical 0 means that the pin will not be driven internally. This register is written by sending a message with the Register Marker set to 4.




FIGURE 6. Data Direction Control

#### consists of two bytes. In 2.5 IDENTIFIER PROGRAMMING to be a not amount autate

During Reset, the port pins will not be driven. At this time four bits for the Identifier for the messages for this chip will be read in from the pins ID0-ID3. The Identifier can therefore be set for each SLIO1 node by using resistors to VCC and VSS connected to these port pins. Port pins which are not otherwise used for input and output may be tied to VCC or VSS. The value of the resistors is determined solely by the fact that they must be able to ensure that the pin is at the required valid logic level before the reset signal is deactivated.




FIGURE 7. Data and ID Formats

## 2.0 DS36001 Functional Description (Continued) if glaced lengths and 1 003820 0.5

The SLIO1 uses the higher priority of the two adjacent 11 bit Identifiers for the Identifier of the messages to be received, and the lower priority Identifier for the transmission. (see Table IV).

Every device uses two adjacent addresses out of the 2032 possible in the standard CAN frame format. The higher prioritized ID (6 or E) is used to set up the device with a data frame. The lower prioritized ID (7 or F) is used for polling the SLIO1 via an RTR and is used from the SLIO1 to transmit its frame. This is required by the CAN protocol as only one transmitter for a specific data frame should exist.

The following table shows different address locations, which can be set up via the SLIO1 pins ID0 to ID3:

**TABLE IV. Identifier Address Locations** 

ID3	ID2	ID1	ID0	Addresses (hex)
a doven	d foo lliv	the orin	ansghat	0x286 0x287
divoegs	g a mass	oy sondin	nettinw a	0x28E 0x28F
0	0	1	0 01	0x296 0x297
0	10	2 1 €	1 1	0x29E 0x29F
0.01	raa <b>1</b> s	00 0 60	0.00	0x2A6 0x2A7
0	1	0	1	0x2AE 0x2AF
0	1	1	0	0x2B6 0x2B7
0	_1	1	1	0x2BE 0x2BF
1	0	0	0	0x386 0x387
1	0	0	1	0x38E 0x38F
1	0	1	0	0x396 0x397
1	0	1	1	0x39E 0x39F
×100	1	0	O fat	0x3A6 0x3A7
1	1	0	1	0x3AE 0x3AF
. 1	1	1	0	0x3B6 0x3B7
1	1	1	1	0x3BE 0x3BF

#### 2.6 TRANSMISSION OF DATA FRAMES

A Data frame that is transmitted by the DS36001 device consists of two bytes. The first byte contains the SLIO1 status information and the register marker. The second byte contains the data from the I/O register. The Identifier will have a logical 1 for its least significant bit. This Identifier is also the Identifier which should be used by another node when sending a Remote Frame. Such a Remote Frame should always have its Data Length Code set to 2.

After successful transmission of a data frame, the SLIO1 delays the transmission of a possibly further pending message for a 3-bit time. This provides an opportunity for other CAN controllers having lower priority to transmit a message in case of a faulty contact at one of the edge-triggered port pins. In that case, the supererogatory bus load can be reduced by resetting the corresponding bit in the Positive or Negative Edge Register.

#### 2.7 RECEPTION OF DATA FRAMES

Received data frames have the same format as the transmitted frames. Only the direction bit in the arbitration field is different. The status bits (Rstd, EW, Bus Mode, etc.) are ignored during reception. The Input Data Register will also be transmitted in response to the reception of a Remote Frame with the Transmit Identifier of the SLIO1. The device confirms each reception of a remote frame by transmitting a data frame containing the contents of the addressed I/O register.

#### 2.8 ALTERNATE OPERATING MODES


#### 2.8.1 External Clock

In addition to the normal operating mode, the DS36001 device can also operate with the external clock or in the TEST (SCAN) mode. These modes are controlled by the input pins TEST and ExtRst.

TEST	ExtRst	2 NEsboM sgative Edge Ro
0	iter (write or gister (write	Normal mode using the integrated oscillator
0	1	Hardware reset
	atingrine E wake up, o	
ns input), as way the	(all Port pi	Production test mode, port pins are redefined (SCAN mode)

#### How to Use an External Clock

In order to use an external clock, the external clock should be connected to the ClkIn input pin. The ExtRst pin should be connected to high, and the TEST pin can be used for the power-up reset function as shown in *Figure 8*. The frequency of the external clock can be selected between 4 MHz and 10 MHz.



TL/F/11931-8

FIGURE 8. Power-up Reset Circuit for External Clock Mode

The advantage of using an external Quartz-controlled clock is that it will allow the bus bandwidth (frequency limit) to be increased on both ends. For example, with an external clock of 5 MHz, the lower limit of the baud rate can be decreased from 20 kBaud to 10 kBaud. Likewise, with an external clock running at 10 MHz, the upper limit of the baud rate can be increased from 125 kBaud to 250 kBaud.

Note: The power-up reset circuit can also be used for the internal operating mode with internal oscillator. In this case, the TEST pin should be connected to "GND" and the ExtRst pin can be connected to the power-up reset circuit as shown below in Figure 9.




FIGURE 9. Power-up Reset Circuit for Internal Clock Mode

## ၁

TL/F/11931-10

## 2.0 DS36001 Functional Description

(Continued)

#### 2.8.2 Production Test Mode

In this mode the function of the I/O port is redefined to allow a tester an access to the interior registers and signals; the clock of the integrated oscillator is replaced by an external clock which is connected to pin ClkIn. The information of the internal states, together with the signals at the Rx and Tx pins, provides sufficient data to ensure that the device behaves according to the CAN protocol and that the oscillator is calibrated to the bit stream.

The port pins are defined as shown below:

- P0 Select second Function of P1, P3 and P4
- P1 Scan-Path Output/Output of integrated Oscillator's Frequency
- P2 Output of the calibrated Clock phl
- P3 Scan-Path Input/Drive TxO Pin with the Signal of the Rx-Comparator
- P4 Load PLA-Out in Scan Registers/Let Bit Counter run 10 Times Faster
- P5 Scan-Path ck1
- P6 Scan-Path ck2
- P7 Error Warning

The Tx1 output pin is driven with the Tx Clock signal during this production test mode.

### 3.0 Protocol Overview CAMERI GMA ATAG E.E

#### 3.1 CAN DISCLAIMER

This overview describes some of the elements of the CAN protocol. For complete details, see the CAN Protocol Specification. A sibile and entire new noise manner has a powells

## 3.2 CAN FRAME FORMATS seel edit of ecinomonye of even

There are two different types of frame used for data transmission and two types of frame used for control purposes in the CAN protocol.

module 1 = error active transmitter detects bit error at t2 module 2 = error active receiver with a local fault at t1 module 3 = error active receiver detects stuff error at t2

## 3.2.1 Data Frame waters 0 10001019 0.8

Data frames consist of seven different bit fields:

Start of Frame (SOF)

Arbitration field

Control field (reserved bit, extended frame bit and DLC field)

Data field

CRC field

ACK field

End of Frame (EOF)

(DLC = Data Length Code, see explanation on "Control Field")

SOF	Arbitration Field Identifier + RTR	Control Field	Data Field	CRC Field	ACK Field	EOF
1 Bit	12 Bit	6 Bit	n*8 Bit	16 Bit	2 Bit	7 Bit

n ∈ (0,8)

#### FIGURE 10. CAN Frame Format

#### 3.2.2 Remote Frame

Remote frames are identical to Data frames except that they do not contain the data field. The DLC will contain the length code of the data requested.

#### 3.2.3 Error Frame

The error Frame consists of two bit fields: the error flag and the error delimiter. The error flag field is built up from the various error flags of the different nodes. Therefore, its length may vary from a minimum of six bits up to a maximum of twelve bits depending on when a module is detecting the error. Figure 11 shows how a local fault at one module (module 2) leads to a 12 bit error frame on the bus.

nodes start transmission of their own error flag. This means,





FIGURE 11. Error Frame Length—Error Active Transmitter



### 3.0 Protocol Overview (Continued)



module 1 = error passive transmitter with local fault at t1
module 2 = error active receiver detects stuff error at t2
module 3 = error passive receiver detects stuff error at t2

TL/F/11931-11

#### FIGURE 12. Error Frame—Error Passive Transmitter

The bus level may either be dominant for an error-active node or recessive for an error-passive node. An error active node, detecting an error, starts transmitting an active error flag consisting of six dominant bits. This causes the destruction of the actual frame on the bus. The other nodes detect the error flag as either the rule of bit-stuffing or the value of a fixed bit field is destroyed. As a consequence all other nodes start transmission of their own error flag. This means, that the error sequence which can be monitored on the bus has a maximum length of twelve bits.

If an error passive node detects an error it transmits six recessive bits on the bus. This sequence does not destroy a message sent by another node and is not detected by other nodes. However if the node detecting an error was the transmitter of the frame the other modules will get an error condition by a violation of a fixed bit or the stuff rule. Figure 12 shows how an error passive transmitter transmits a passive error frame and when the error is detected by the receivers.

After any module has transmitted its active or passive error flag it waits for the error delimiter which consists of eight recessive bits before continuing.

#### 3.2.4 Overload Frame

Like an error frame, an overload frame consists of two bit fields: the overload flag and the overload delimiter. The bit fields have the same length as the error frame field: six bits for the overload flag and eight bits for the delimiter. The overload frame can only be sent after the end of frame (EOF) field and so destroys the fixed form of the intermission field. As a consequence all other nodes also detect an overload condition and start the transmission of an overload

flag, too. After an overload flag has been transmitted the overload frame is closed by the overload delimiter.

#### 3.3 DATA AND REMOTE FRAME FIELDS

#### 3.3.1 Start of Frame (SOF)

The SOF indicates the beginning of data and remote frames. It consists of a single "dominant" bit. A node is only allowed to start transmission when the bus is idle. All nodes have to synchronize to the leading edge (first edge after the bus was idle) caused by the Start of Frame of the node which starts transmission first.

#### 3.3.2 Arbitration Field

The arbitration field is composed of the identifier field and the RTR (Remote Transmission Request) bit. The value of the RTR bit is "dominant" in a data frame and "recessive" in remote frame.

#### 3.3.3 Control Field

The control field consists of six bits. It starts with two bits reserved for future expansion followed by the four-bit Data Length Code. Receivers must accept all possible combinations of the two reserved bits. Until the function of these reserved bits is defined, the transmitter shall only send "0" bits. The first reserved bit is actually defined to indicate an extended frame with 29 Identifier bits if set to "1". The DS36001 will receive extended frames, and send ACK, however, no output will be changed.

The Data Length Code indicates the number of bytes in the data field. This Data Length Code consists of four bits. The data field can be of length zero. The admissible number of data bytes for a data frame ranges from 0 to 8. Other values than those specified in Table V may not be used.

FIGURE 11. Error Francisch-Error Active Transmitter

Number of	Data Length Code							
Data Bytes	DLC3	DLC2	DLC1	DLC0				
ormatio for the	mi siOstuq	noo Dion	field@which	n ev0ry bit				
eld, data field (if	louigos d	tration field	0	nterface i.e				
2	0	ng. 0	but bit stuf	ntiw Oebo:				
3	0	0	อเศรษ	e Tid or.				
to fid Hate s ,e.	lav ronas	bits pit tine	onse <b>o</b> utive	Afterolive o				
5	0	seried by ti	0.00	tanavni un poet drit vo				
6	0,,,,,	1 1	1 tin h	. 0				
vor-Fren	0	1 101	macres tie	halfute				
8	1	0	0	0				

## 3.3.4 Data Field Palitude-NS .at BRUDIR

The Data field consists of the data to be transferred within a data frame. It can contain 0 to 8 bytes and each byte contains 8 bits. A remote frame has no data field. The SLIO1 can only have two bytes of data.

#### 3.3.5 CRC Field allowed MAO edt of benileb fon alletvd atab

The CRC field consists of the CRC sequence followed by the CRC delimiter. The CRC sequence is derived by the transmitter from the modulo 2 division of the preceding bit fields, from the SOF to the end of the data field, excluding stuff-bits by the generator polynominal:

3.0 Protocol Overview (Continued)

$$x^{15} + x^{14} + x^{10} + x^{8} + x^{7} + x^{4} + x^{3} + 1$$
 W and

The remainder of this division is the CRC sequence transmitted over the bus. On the receiver side the module divides all bit fields until the CRC delimiter, excluding stuff- bits, and checks if the result is zero. This will then be interpreted as a valid CRC. After the CRC sequence a single recessive bit is transmitted as the CRC delimiter.

## 3.3.6 ACK Field at a round about evises of non-non rentions


The ACK field is two bits long and contains the ACK slot and the ACK delimiter. The ACK slot is filled with a recessive bit by the transmitter. This bit is overwritten with a dominant bit by every receiver that has received a correct CRC sequence. The second bit of the ACK field is the acknowledge delimiter. It has a fixed form of recessive bits. As a consequence the acknowledge flag of a valid frame is surrounded by two recessive bits, the CRC delimiter and the ACK delimiter.

#### 3.3.7 EOF Field

The End of Frame field closes a data and a remote frame. It consists of seven recessive bits,

## 3.3.8 Specification of the Inter Frame Space

Data and remote frames are separated from every preceding frame (data, remote, error and overload frames) by the inter frame space, see *Figure 13* and *Figure 14* for details. Error and Overload frames are not separated by an inter frame space in front of them. They can be transmitted as soon as the condition occurs. The inter frame space consists of a minimum of three bit fields relating to the error state of the node.



t1 is the first possible start bit of a new frame

politike as of bebbs ad as TL/F/11931212 anditibbA

FIGURE 13. Inter Frame Space for Nodes Which are Not Error Passive or Have Been Receivers for the Last Frame

trame, all nodes are allowed to start transmission of a after the intermission, which can lead to two or more martranting transmission at the mart blome. To prevent a	automatic window opener, or process existing data to per- form a new function, such as off-pre- form a new function, such as off-pre- new frame
suspend tra suspen	S.8. SYSTEM WIDE DATA CONST.  As the CAN network is message can be used like a variable which is automatically updated by femit till controlling processor. If any module cannot processor. If any module cannot processor in the implementation it can send an overload frame. However, the implementation is can send an overload frame.

t1 except the error passive module which has transmitted the last frame any module can start transmission

TL/F/11931-13

FIGURE 14. Inter Frame Space for Nodes Which are Error Passive and Have Been Transmitters for the Last Frame

### 3.0 Protocol Overview (Continued)

These bit fields are coded as follows.

The intermission has the fixed form of three "recessive" bits. While this bit field is active no node is allowed to start a transmission of a data or a remote frame. The only action to be taken is signaling an overload condition. This means that also an error in this bit field would be interpreted as an overload condition. Suspend transmission has to be inserted by error-passive nodes that were transmitters for the last message. This bit field has the form of eight recessive bits. However, it may be overwritten by dominant start-bit from another non-error passive node which starts transmission. The bus idle field consists of recessive bits. Its length is not specified and depends on the bus load.

#### 3.4 MULTI-MASTER PRIORITY BASED BUS ACCESS

The CAN protocol is a message based protocol that allows a total of 2032 different messages in the standard format and 512 million different messages in the extended frame

The CAN protocol allows several transmitting modules to start transmission at the same time as soon as they monitor the bus to be idle. During the start of transmission, every node monitors the bus line to determine if its message is overwritten by a message with a higher priority. As soon as a transmitting module detects another module with a higher priority accessing the bus, it stops transmitting its own frame and switches to receive mode. For illustration see Figure 17.

#### 3.5 MULTICAST FRAME TRANSFER BY ACCEPTANCE FILTERING

Every CAN Frame is placed on the common bus. Each module receives every frame and filters out the frames which are not required for the module's task. For example if the dashboard sends a request to switch on the headlights, the CAN module responsible for the brake lights must not react to this message.

#### 3.6 REMOTE DATA REQUEST

A CAN master module has the ability to set a specific bit called the Remote Transmission Request bit in a frame. This causes another module, either another master or a slave, to transmit a data frame.

#### 3.7 SYSTEM FLEXIBILITY

Additional modules can be added to an existing network without a configuration change. These modules can either perform completely new functions requiring new data like an automatic window opener, or process existing data to perform a new function, such as oil-pressure measurement.

### 3.8 SYSTEM WIDE DATA CONSISTENCY

As the CAN network is message oriented, a message can be used like a variable which is automatically updated by the controlling processor. If any module cannot process information it can send an overload frame. However, the implementation of overload frame is optional. If a data or remote frame was overwritten by either a higherprioritized data frame or an error frame, the transmitting module will automatically retransmit it.

#### 3.9 FRAME CODING

Remote and Data Frames are NRZ coded with bit-stuffing. In every bit field which holds computable information for the interface i.e., SOF, arbitration field, control field, data field (if present) and CRC field. Error and overload frames are NRZ coded without bit stuffing.

#### 3.10 BIT STUFFING

After five consecutive bits of the same value, a stuff bit of the inverted value is inserted by the transmitter and deleted by the receiver (see Figure 15).

destuffed bit stream	100000x	011111x
stuffed bit stream	1000001x	0111110x
0 0	0   1	x ∈ {0,1}

#### 3.11 ORDER OF BIT TRANSMISSION

A frame is transmitted starting with the SOF, sequentially followed by the remaining bit fields. In every bit field the MSB is transmitted first. The transmission order from either data byte is not defined in the CAN specification. Here, it is assumed that the data bytes are transmitted in the same way as the bits are, i.e., most significant byte first.

SOF	Identifier	RTR	Con	itrol	Da	ıta	CF	RC
	ID10 ID0		MSB	LSB	MSB	LSB	MSB	LSE

↑ first bit transmitted

FIGURE 16. Order of Bit Transmission

#### 3.12 FRAME VALIDATION

According to the CAN 2.0 specification frames have a different validation point for the transmitter and receiver. A frame is valid for the transmitter of a message if there is no error until the first bit of End of Frame field. A frame is valid for a receiver, if there is no error until the last but one bit of the End of Frame.

#### 3.13 FRAME ARBITRATION AND PRIORITY

Except for an error passive node which transmitted the last frame, all nodes are allowed to start transmission of a frame after the intermission, which can lead to two or more nodes starting transmission at the same time. To prevent a node from destroying another node's frame it monitors the bus during transmission of the identifier field and the RTR-bit. As soon as it detects a dominant bit while transmitting a recessive bit it releases the bus, immediately stops transmission and starts receiving the frame. This causes no data or remote frame to be destroyed by another. Therefore the highest priority message with the identifier 0x000 always gets the bus. FIGURE 14, inter Frame Space for Nodes Which are Error Passive and Have Bean Transmitters for the Last Frame






FIGURE 17. Message Arbitration and leaft to dulisy entities between the base at

There are three more items that should be taken into consideration to avoid unrecoverable collision on the bus:

- Within one system each message must be assigned to a unique identifier. Consider two messages, e.g. oilpressure and rpm, having the same identifier but in most cases different data. So both modules may start transmission of a frame at the same time and both win arbitration. This will always result in bit errors in either or both of the modules as one is transmitting a dominant data bit while the other is transmitting a recessive data bit.
- Data frames with a given identifier and a non-zero DLC should only be initiated by one node. Otherwise in the worst cases, two nodes count up to the bus-off state, due to bit errors, if they always start transmitting the same ID with different data.
- Every remote frame should have a system-wide DLC which is the DLC of the corresponding data frame. Otherwise two modules starting transmission of a remote frame at the same time will overwrite each others DLC which results in bit errors as described above.

#### 3.14 ACCEPTANCE FILTERING

Every node performs acceptance filtering on the identifier of a data or a remote frame to filter out the messages which are not required by the node. So only the data of frames which match the acceptance filter is stored in the corresponding data buffers.

However every node which is not in the bus-off state and has received a correct CRC-sequence acknowledges the frame.

#### 3.15 BIT TIMING DEFINITION

#### 3.15.2 Nominal Bit Rate

The nominal bit rate is the number of bits per second transmitted in the absence of resynchronization by an ideal transmitter.

The bit rate will adjust itself to that of the rest of the network system within the range of 20 Kbaud to 125 Kbaud.

#### 3.15.2 Nominal Bit Time pt 8 of 1 pt 1

Nominal Bit Time = 1/Nominal Bit Rate

#### 3.15.3 Segments of Bit Time

The nominal bit time can be thought of as being divided into four non-overlapping time segments:

- Synchronization Segment
- Propagation Segment
- Phase Buffer Segment #1
- Phase Buffer Segment #2




FIGURE 18. Segments of 1 Bit Time

TI /F/11931-15

### 3.0 Protocol Overview (Continued)

#### **Synch Segment:**

This part of the bit time is used to synchronize various modes on the bus. An edge is expected to lie within this segment.

#### **Propagation Segment:**

This part is used to compensate for the physical delay times within the network. This segment is twice the sum of the signal's propagation time on the bus line, the input comparator delay, and the output driver delay.

#### Phase Segments 1 and 2:

The Phase Segment Buffers are used to compensate for edge phase errors. These segments can be lengthened or shortened by synchronization.

The nominal bit time is internally adjusted to the bit time of the calibration message, provided that its bit time is within the specified range.

#### **Sample Point:**

The sample point is the point of time at which the bus level is read and interpreted as the value of that respective bit. Its location is the end of Phase Segment.

#### Information Processing Time:

The information processing time is the time segment starting with the sample point reserved for the calculation of the subsequent bit level.

#### 3.15.4 Time Quantum

The Time Quantum is a fixed unit of time derived from the oscillator period. There exists a programmable prescaler, with integral values, ranging at least from 1 to 32. Starting with the minimum Time Quantum, the Time Quantum can have a length of:

3.0 Protocol Overview (Continued)

Time Quantum = m \* minimum Time Quantum (m is the value of prescaler).

The length of each time segment is fixed for DS36001 and is given below.


Segment	Length in Time Quanta
Sync_Segment	1
Prop_Segment	1
Phase_Seg1	4
Phase_Seg2	4

#### 3.15.5 Synchronization

Every receiver starts with a "hard synchronization" on the falling edge of the SOF bit. As stated before, one bit time consists of four time segments.

unique identifier. Consider two messages, e.g. oil-

transmission point post doinw



- a) synchronization segment
- b) propagation segment

14 Inempa? refluing refluing the message primit is the message primit is the segment at a segmen

Propagation Segment

· Phase Buffer Segment #2

Sync\_Seg Prop\_Seg Phase - Buffer - Segment 1 Phase - Buffer - Segment 2

FIGURE 18. Segments of 1 Bit Time

5-18

5

delays within the network the propagation segment is used. There are two types of synchronization supported:


"Hard synchronization" is done with the falling edge on the bus while the bus is idle, which is then interpreted as the SOF. It restarts the internal logic.

"Soft synchronization" is used to lengthen or shorten the bit time while a data or remote frame is received. Whenever a falling edge is detected in the propagation segment or in phase segment 1, the segment is lengthened by a specific value, the resynchronization jump width, see *Figure 20*.

between the two phase segments and is the point where the received data is supposed to be valid. The transmission point lies at the end of phase segment 2 to start a new bit time with the synchronization segment.

and Parallel Portf

General Description





#### There are two types of synchronization supported: PC87310 (SuperI/OTM) "Hard synchronization" is done with the falling edge Dual UART with Floppy Disk Controller and a did we still see and a still we still see and a still we still see and a still we still see a and Parallel Port† "Soft synchronization" is used to lengthen or shorten the bit

## **General Description**

The PC87310 incorporates two full function UARTs, a floppy disk controller (FDC) with analog data separator, one parallel port, game port decode, hard disk controller decode, standard XT/AT address decoding for on-chip functions, and a Configuration Register in one chip. Thus it offers a single chip solution to the most commonly used IBM®PC, XT, and AT peripherals. The floppy disk controller is fully compatible with the industry standard 765 architecture, but it includes many more advanced options such as a high performance data separator, extended track range to 4096, implied seek command, scan command, and both standard IBM formats as well as ISO 3.5" formats. The UARTs are compatible with either the INS8250N-B or the NS16450. The parallel port, hard disk select, and game port select logic maintain complete compatibility with the IBM XT and AT. Hardware selects XT or AT compatibility.

The Configuration Register is one byte wide and can be programmed via hardware or software. Through its control, the user can assign standard AT addresses and disable any major on-chip function (e.g., the FDC, either UART, or the parallel port) independently of the others. This allows for flexibility in system configuration when adapter cards contain duplicate functions.

#### **Features**

- 100% compatible to the IBM PC, XT and AT architectures
- Software compatible to the INS8250N-B, INS8250A and NS16450 UARTS
- 100% compatible to the industry standard 765A
- On-chip analog data separator operates up to 1 Mb/s
- Implements all DP8473 Floppy Disk Controller functions
- Bidirectional parallel port for printer or scanner operation. Provides all standard Centronics and IBM PC, XT, and AT interface signals.

- Decoding and chip selects for an IDE hard disk value, the resynchronization jump width, see Figure 2 expresni
- Address decoding and strobe generation for a game

time while a data or remote frame is received. Whenever a falling edge is detected in the propagation segment or in

3.0 Protocol Overview (Continued) Either a rising or failing edge of the data signal should be in the synchronization segment. This segment has the fixed length of one time quanta. To compensate for the various delays within the network the propagation segment is used.

SOF. It restarts the internal logic,

- Fabricated in NSC's 1.5 µ M2CMOS process
- Low power CMOS with a power down mode
- 100-pin EIAJ plastic flatpak package
- Integrates all PC-XT®, PC-AT® logic On chip 24 MHz crystal oscillator
  - DMA enable logic
  - IBM compatible address decode of A0-A9
  - 24 mA µP bus interface buffers
  - 40 mA floppy drive interface buffers
  - Data rate and drive control registers
- Precision analog data separator
- Self-calibrating PLL and delay line
- Automatically chooses one of three filters
- Intelligent read algorithm
- Two pin programmable precompensation modes
- Other enhancements
  - Implied seek up to 4000 tracks
  - IBM or ISO formatting
- Separate interrupt request lines for the parallel and serial ports
- Adds or deletes standard asynchronous communication bits (start, parity, and stop) to or from the serial data
- Independently controlled transmit, receive, line status, and data set interrupts
- Programmable baud generators for each UART channel divide the input clock by 1 to (216 - 1) and generate the internal 16 × sample clock
- MODEM control functions for each UART channel (CTS, RTS, DSR, DTR, RI and DCD)
- Fully programmable serial-interface characteristics:
- 5, 6, 7, or 8 bit characters
  - Even, odd, or no parity generation and detection
  - 1, 11/2, or 2 stop bit generation
- High current drive capability for the parallel port †Note: This part is patented.

## PC87311A/PC87312 (SuperI/O™ II/III) 022012M\002201 Floppy Disk Controller with Dual UARTs, mansal \reviewed Parallel Port, and IDE Interface

## **General Description**

The PC87311A/12 incorporates a floppy disk controller (FDC), two full function UARTs, a bidirectional parallel port, and IDE interface control logic in one chip. The PC87311A includes standard AT/XT address decoding for on-chip functions and a Configuration Register, offering a single chip solution to the most commonly used IBM® PC®, PC-XT®, and PC-AT® peripherals. The PC87312 includes standard AT address decoding for on-chip functions and a Configuration Register set, offering a single chip solution to the most commonly used ISA, EISA and Micro Channel peripherals. 900M

The on-chip FDC is software compatible to the PC8477, which contains a superset of the DP8473 and NEC µPD765 and the N82077 floppy disk controller functions. The onchip analog data separator requires no external components and supports the 4 Mb drive format as well as the other standard floppy drives used with 5.25" and 3.5" media.


In the PC87311A, the UARTs are equivalent to two INS8250N-Bs or NS16450s. The bidirectional parallel port maintains complete compatibility with the IBM PC, XT and AT. In the PC87312 the UARTs are equivalent to two NS16450s or PC16550s. The bidirectional parallel port maintains complete compatibility with the ISA, EISA and Micro Channel parallel ports. I of Od) notimenso bus8

The IDE control logic provides a complete IDE interface except for the signal buffers. The Configuration Registers consist of three byte-wide registers. An Index and a Data Register which can be relocated within the ISA I/O address space access the Configuration Registers.

## The PC16550C/NS16550AF is an improved earline

- 100% compatible with IBM PC, XT, and AT architectures (PC87311A), or ISA, EISA, and Micro Channel architectures (PC87312)
- Software compatible with the DP8473, the 765A and the N82077
- 16-byte FIFO (default disabled) stored in both receive at
- Burst and Non-Burst modes
- Perpendicular Recording drive support
- High performance internal analog data separator (no external filter components required)
- Low power CMOS with power down mode THAU entities
- UARTs: 10
  - Software compatible with the INS8250N-B and the NS16450 (PC87311A), or PC16550A and PC16450
- - Bidirectional under either software or hardware
- Compatible with all IBM PC, XT and AT architectures (PC87311A), or all ISA, EISA, and Micro Channel architectures (PC87312)
- Back Voltage protection circuit against damage caused when printer is powered up
- IDE Control Logic: If evinb of Apolo × at sirtle eau of bebulo
- Provides a complete IDE interface except for optional buffers Address Decoder:
- Provides selection of all primary and secondary ISA addresses including COM 1-4. ranced M2CMOS process.
- 100-pin PQFP package
- The PC87311A and PC87312 are pin compatible

## Block Diagram of the state of t



## O 100000/ NO 10000AL OHIVEISALASYHUHIUHUUSALEGIOOT

## Receiver/Transmitter with FIFOst relication and vego F

## **General Description**

The PC16550C/NS16550AF is an improved version of the original NS16450 Universal Asynchronous Receiver/Transmitter (UART). Functionally identical to the NS16450 on powerup (CHARACTER mode)\* the PC16550C/NS16550AF can be put into an alternate mode (FIFO mode) to relieve the CPU of excessive software overhead.

In this mode internal FIFOs are activated allowing 16 bytes (plus 3 bits of error data per byte in the RCVR FIFO) to be stored in both receive and transmit modes. All the logic is on chip to minimize system overhead and maximize system efficiency. Two pin functions have been changed to allow signalling of DMA transfers.

The UART performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt).

The UART includes a programmable baud rate generator that is capable of dividing the timing reference clock input by divisors of 1 to (216—1), and producing a 16  $\times$  clock for driving the internal transmitter logic. Provisions are also included to use this 16  $\times$  clock to drive the receiver logic. The UART has complete MODEM-control capability, and a processor-interrupt system. Interrupts can be programmed to the user's requirements, minimizing the computing required to handle the communications link.


The UART is fabricated using National Semiconductor's advanced M<sup>2</sup>CMOS process.

\*Can also be reset to NS16450 Mode under software control.

†Note: These parts are patented.

## 90 Features 301 bns .1109 lells189

- Capable of running all existing 16450 software.
- Pin for pin compatible with the existing 16450 except for CSOUT (24) and NC (29). The former CSOUT and NC pins are TXRDY and RXRDY, respectively.
- After reset, all registers are identical to the 16450 register set.
- In the FIFO mode transmitter and receiver are each buffered with 16 byte FIFO's to reduce the number of interrrupts presented to the CPU.
- Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from the serial data.
- Holding and shift registers in the 16450 Mode eliminate the need for precise synchronization between the CPU and serial data.
- Independently controlled transmit, receive, line status, and data set interrupts.
- Programmable baud generator divides any input clock by 1 to (2<sup>16</sup> - 1) and generates the 16 × clock.
- Independent receiver clock input.
- MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD).
- Fully programmable serial-interface characteristics:
- -- 5-, 6-, 7-, or 8-bit characters -- \$187809 ent of TA
- Even, odd, or no-parity bit generation and detection
- 1-, 1½-, or 2-stop bit generation
- Baud generation (DC to 1.5M baud). and lenned one
- False start bit detection. a aphyong signal fortness 301 ent?
- Complete status reporting capabilities.
- TRI-STATE® TTL drive for the data and control buses.
- Line break generation and detection.
- Internal diagnostic capabilities:
  - Loopback controls for communications link fault isolation
- Break, parity, overrun, framing error simulation.
- Full prioritized interrupt system controls.



	Section 6 Contents
	DS1692/DS3692 TRI-STATE Differential Line Drivers
6-7	DS55110A/DS75110A Dual Line Drivers
	DS55113/DS75113 Dual TRI-STATE Differential Line Drivers
6-19	DS55114/DS75114 Dual Differential Line Drivers
6-24	DS75121 Dual Line Driver
	DS75123 Dual Line Driver
	DS7830/DS8830 Dual Differential Line Driver
6-32	MM78C29/MM88C29 Quad Single-Ended Line Drivers
6-32	MM78C30/MM88C30 Dual Diff 6 noith Sers. DS7831/DS8831/DS7832/DS6832 Dual THE Line Drivers.
	DS7831/DS8831/DS7832/DS6622 Dual THI-STATE Line Drivers
	General Purpose

# **Line Drivers**



## **Section 6 Contents**

DS1692/DS3692 TRI-STATE Differential Line Drivers	6-3
DS55110A/DS75110A Dual Line Drivers	6-7
DS55113/DS75113 Dual TRI-STATE Differential Line Drivers	6-12
DS55114/DS75114 Dual Differential Line Drivers	6-19
DS75121 Dual Line Driver	6-24
DS75123 Dual Line Driver	6-26
DS7830/DS8830 Dual Differential Line Driver	6-28
MM78C29/MM88C29 Quad Single-Ended Line Drivers	6-32
MM78C30/MM88C30 Dual Differential Line Drivers	6-32
DS7831/DS8831/DS7832/DS8832 Dual TRI-STATE Line Drivers	6-38
General Purpose	

Line Drivers

## DS1692/DS3692 TRI-STATE® Differential Line Drivers

Operating

## **General Description**

The DS1692/DS3692 are low power Schottky TTL line drivers electrically similar to the DS1691A/DS3691 but tested to meet the requirements of MIL-STD-188-114A (see Application Note AN-216). MIL-STD-188-114A type 1 driver specifications can be met by adding an external three resistor voltage divider to the output of the DS3692/1692. The DS3692/1692 feature 4 buffered outputs with high source and sink current capability with internal short circuit protection.

With the mode select pin low, the DS1692/DS3692 are dual differential line drivers with TRI-STATE outputs. They feature  $\pm$  10V output common-mode range in TRI-STATE and 0V output unbalance when operated with  $\pm$  5V supply.

Multipoint applications in differential mode with waveshaping capacitors is not allowed.

Absolute Maximum Ratings (note1)
If Military/Astrospace specified devices are required,
please contact the National Semiconductor Sales


### **Features**


- Short circuit protection for both source and sink outputs
- 100Ω transmission line drive capability
- Low I<sub>CC</sub> and I<sub>EE</sub> power consumption

Differential mode

 $I_{CC} = 9 \text{ mA/driver typ}$  $I_{EE} = 5 \text{ mA/driver typ}$ 

- Low current PNP inputs compatible with TTL, MOS and CMOS
- Adaptable as MIL-STD-188-114A type 1 driver





TL/F/5784-1

## **Connection Diagram**

180	08	grain	V0A = 6V	V
OBY-VCC -	1 08- 2 08-		16 RISE TIME CONTROL A 15 OUTPUT A	V
DISABLE 1	18		14 OUTPUT B	
MODE SELECT	4 38 3001	4,300±1	13 RISE TIME CONTROL B	- 5
GND	5 3.8	. 2.	12 RISE TIME CONTROL C	
DISABLE 2	7.3		11 OUTPUT C	Ω
INPUT D	-7.3		10 OUTPUT D	
A.O VEE	9 20.0		9 RISE TIME CONTROL D	
	0.002		Vo1 = 6V	
81.0-			VAR TL/F/5784	-2

## **Truth Table**

Inputs			Outputs			
Mode	A (D)	Disable1 (2)	A (D)	B (C)		
0	0	0	0	1		
0	0	1 <sub>Institu</sub>	TRI-STATE	TRI-STATE		
0	a de or :	V8-0 99V	1 TRI-STATE	0 TRI-STATE		

TL/F/5784-2

**Top View** 

Order Number DS1692J, DS3692J,
DS3692M or DS3692N
See NS Package Number J16A, M16A\* or N16A

\*Contact Product Marketing for availability.

Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.	Operating Supply Voltage DS1692	Conditions Min Max	Units
Supply Voltage VCC 219 V110 9011 1610019111C7V	ETA VCC VEE	4.5 -4.5 5.5 -5.5	V
V <sub>EE</sub> -7V	DS3692		
Maximum Power Dissipation* at 25°C	V <sub>CC</sub>	1014.75	V
Cavity Package Interest in a enclassing in 1509 mW Molded Package bewolls for a second 1476 mW	V <sub>EE</sub> Temperature (T <sub>A</sub> )		V
Input Voltage 15V		TR-JIM to 55 emeriup + 125 teem of	
Output Voltage (Power OFF) ±15V Storage Temperature -65°C to +150°C Lead Temperature (Soldering, 4 sec.) 260°C	an external three resis- he DS3692/1692. The	cation N07+ AN-216). OitSTD-18 specifications can be met by adding to rollage divider to the output of the DS3692/1692 feature 4 buffered output.	
*Derate cavity package 10.1 mW/°C; derate molded package 11.9 mW/°C above 25°C.		and sink current capability with inten- tion.  With the words release on the few the DS	

## Electrical Characteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment and lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE-15T milk environment lateracteristics DS1692/DS3692 (Notes 2, 3 and 4) O ETATE

Symbol	Parameter	Cond	Min	Тур	Max	Unit	
DS1692, V <sub>CC</sub> =	5V ± 10%, DS3692, V <sub>CC</sub> = 5V	±5%, VEE CONN	ECTION TO GRO	UND, MOD	E SELECT	≤ 0.8V	
Vo	Differential Output Voltage	R <sub>L</sub> = ∞	V <sub>IN</sub> = 2V	2.5	3.6	da aina	V
Vo	V <sub>A,B</sub>		V <sub>IN</sub> = 0.8V	-2.5	-3.6		V
V <sub>T</sub> (6) A TU	Differential Output Voltage	$R_L = 100\Omega$	$V_{IN} = 2V$	2	2.6	1900	V
VT	V <sub>A,B</sub>	V <sub>CC</sub> ≥ 4.75V	$V_{IN} = 0.8V$	-2	-2.6		V
$V_{OS}, \overline{V_{OS}}$	Common-Mode Offset Voltage	$R_L = 100\Omega$	ecological and a second	and production	2.5	3	V
V <sub>T</sub>   -   <del>V</del> T	Difference in Differential Output Voltage	$R_L = 100\Omega$			0.05	0.4	V
$ V_{OS}  -  \overline{V_{OS}} $	Difference in Common- Mode Offset Voltage	$R_L = 100\Omega$			0.05	0.4	V
V <sub>SS</sub>	$ V_T - \overline{V_T} $	$R_L = 100\Omega, V_C$	CC ≥ 4.75V	4.0	4.8		V
OX TRI-STATE Output Current		V <sub>O</sub> ≤ −10V			-0.002	-0.15	m/
[43_36-3	on had no fine	V <sub>O</sub> ≥ 15V		2000 45 rain	0.002	0.15	m/
I <sub>SA</sub>	Output Short Circuit Current	$V_{IN} = 0.4V$	V <sub>OA</sub> = 6V	nanca al	80	150	m/
Outputs	etuqni		V <sub>OB</sub> = 0V		-80	-150	m/
I <sub>SB</sub> (0) 8	Output Short Circuit Current	V <sub>IN</sub> = 2.4V	$V_{OA} = 0V$		-80	-150	m/
1	0 0 0	0	V <sub>OB</sub> = 6V		80	150	m/
IE TRI-STATO	Supply Current	0	a Turruo =		18	30	m/
DS1692, V <sub>CC</sub> =	$5V \pm 10\%$ , $V_{EE} = -5V \pm 10\%$ ,	DS3692, V <sub>CC</sub> = §	5V ±5%, V <sub>EE</sub> =	-5 ±5%,	MODE SELE	CT ≤ 0.8V	
Vo	Differential Output Voltage	R <sub>L</sub> = ∞	$V_{IN} = 2.4V$	7	8.5	mso	V
Vo	V <sub>A,B</sub>		$V_{IN} = 0.4V$	-7	-8.5		V
$\frac{V_T}{V_T}$	Differential Output Voltage	$R_L = 200\Omega$	V <sub>IN</sub> = 2.4V	6	7.3	7.3388810	V
V <sub>T</sub>	V <sub>A,B</sub>		V <sub>IN</sub> = 0.4V	-6	-7.3	O THAN	V
$ V_T  -  \overline{V_T} $	Output Unbalance	$ V_{CC}  =  V_{EE} ,$	$R_L = 200\Omega$	-	0.02	38V 0.4	V
lox	TRI-STATE Output Current		V <sub>O</sub> = 10V	Non-waysemen	0.002	0.15	m/
		784-2	$V_0 = -10V$		-0.002	-0.15	m/
ls+	Output Short Circuit Current	$V_O = 0V$	V <sub>IN</sub> = 2.4V	14 (1) (c)	-80	-150	mΑ
ls-			V <sub>IN</sub> = 0.4V	BERG TO A	80	150	mA
SLEW	Slew Control Current		M16A* or N16A	Aart red	±140	Sec NS P	μΑ
lcc	Positive Supply Current	$V_{IN} = 0.4V, R_L$	= ∞	allability.	Marke8th for av	toubc30 oatno	° mA
I <sub>EE</sub>	Negative Supply Current	$V_{IN} = 0.4V, R_L$	= ∞		-10	-22	m/A

High Level Input Voltage	ALL WALLES		2			V
Low Level Input Voltage	VA.			A	0.8	2 V
High Level Input Current	$V_{IN} = 2.4V$	18		1	40	μΑ
TON - MON -	V <sub>IN</sub> ≤ 15V	American Services		10	100	μΑ
Low Level Input Current	$V_{IN} = 0.4V$	30038	9	-30	-200	μΑ
Input Clamp Voltage	$I_{\text{IN}} = -12  \text{mA}$	TUTTUO			-1.5	V
IXA Output Leakage Current	$V_{CC} = V_{EE} = 0V$	V <sub>O</sub> = 15V		0.01	0.15	mA
Power OFF		$V_{O} = -15V$	Marie W	-0.01	-0.15	<sup>a</sup> mA
	Low Level Input Voltage High Level Input Current Low Level Input Current Input Clamp Voltage Output Leakage Current		Low Level Input Voltage  High Level Input Current $V_{IN} = 2.4V$ $V_{IN} \le 15V$ Low Level Input Current $V_{IN} = 0.4V$ Input Clamp Voltage $I_{IN} = -12 \text{ mA}$ Output Leakage Current $V_{CC} = V_{EE} = 0V$ $V_{O} = 15V$	Low Level Input Voltage  High Level Input Current $V_{IN} = 2.4V$ $V_{IN} \le 15V$ Low Level Input Current $V_{IN} = 0.4V$ Input Clamp Voltage $V_{IN} = -12 \text{ mA}$ Output Leakage Current $V_{CC} = V_{EE} = 0V$ $V_{CC} = 15V$	Low Level Input Voltage  High Level Input Current $V_{IN} = 2.4V$ $V_{IN} \le 15V$ Low Level Input Current $V_{IN} = 0.4V$ Input Clamp Voltage $I_{IN} = -12 \text{ mA}$ Output Leakage Current $V_{CC} = V_{EE} = 0V$ $V_{O} = 15V$ 0.01	Low Level Input Voltage $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

## **Switching Characteristics TA = 25°C**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>CC</sub> = 5V	MODE SELECT = 0.8V	FLORIBE 4. Till largettal Connection				
t <sub>r</sub>	Differential Output Rise Time	ne $R_L = 100\Omega$ , $C_L = 500 \text{ pF}$ (Figure 1)		120	200	ns
t <sub>f</sub>	Differential Output Fall Time	$R_L = 100\Omega$ , $C_L = 500 pF$ (Figure 1)		120	200	ns
t <sub>PDH</sub>	Output Propagation Delay	$R_L = 100\Omega$ , $C_L = 500 pF$ (Figure 1)		120	200	ns
t <sub>PDL</sub>	Output Propagation Delay	$R_L = 100\Omega$ , $C_L = 500 pF$ (Figure 1)		120	200	ns
tPZL	TRI-STATE Delay	$R_L = 100\Omega$ , $C_L = 500$ pF (Figure 2)		180	250	ns
t <sub>PZH</sub>	TRI-STATE Delay	$R_L = 100\Omega$ , $C_L = 500 pF$ (Figure 2)	- 10 - 10	180	250	ns
tPLZ	TRI-STATE Delay	$R_L = 100\Omega$ , $C_L = 500 pF$ (Figure 2)		80	150	ns
t <sub>PHZ</sub>	TRI-STATE Delay	$R_L = 100\Omega$ , $C_L = 500 pF$ (Figure 2)		80	150	ns
V <sub>CC</sub> = 5V,	$V_{EE} = -5V$ , MODE SELECT = 0	.8V CHANGE OR CHUCKER CONTROL AND A NUCLEUR CONTROL CO				
tr	Differential Output Rise Time	$R_L = 200\Omega$ , $C_L = 500 pF$ (Figure 1)		190	300	ns
tf	Differential Output Fall Time	$R_L = 200\Omega$ , $C_L = 500$ pF (Figure 1)		190	300	ns
tPDL	Output Propagation Delay	$R_L = 200\Omega$ , $C_L = 500$ pF (Figure 1)		190	300	ns
tPDH	Output Propagation Delay	$R_L = 200\Omega$ , $C_L = 500$ pF (Figure 1)		190	300	ns
tpzL	TRI-STATE Delay	$R_L = 200\Omega$ , $C_L = 500 pF$ (Figure 2)	1028	180	250	ns
t <sub>PZH</sub>	TRI-STATE Delay	$R_L = 200\Omega$ , $C_L = 500$ pF (Figure 2)		180	250	ns
t <sub>PLZ</sub>	TRI-STATE Delay	$R_L = 200\Omega$ , $C_L = 500$ pF (Figure 2)	SITT	80	150	ns
tPHZ	TRI-STATE Delay	$R_L = 200\Omega$ , $C_L = 500$ pF (Figure 2)	Tibean	80	150	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS1692 and across the 0°C to  $+70^{\circ}$ C range for the DS3692. All typicals are given for  $V_{CC} = 5V$  and  $T_A = 25^{\circ}$ C.  $V_{CC}$  and  $V_{EE}$  as listed in operating conditions.

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

Va- = 33V ,Va = 53V





# DS55110A/DS75110A Dual Line Drivers

## General Description vnA) agento V fugturo

The DS55110A, DS75110A are dual line drivers with independent channels, common supply and ground terminals featuring constant current outputs. These drivers are designed for optimum performance when used with the DS55107/DS75107, DS55108/DS75108 line receivers.

The output current of the DS55110A, DS75110A is nominally 12 mA and may be switched to either of two output terminals with the appropriate logic levels at the driver input.

Separate or common control inputs are provided for increased logic versatility. These control or inhibit inputs allow the output current to be switched off (inhibited) by applying low logic levels to the control inputs. The output current in the inhibit mode, IO(Off), is specified so that minimum line loading is induced. This is highly desirable in system applications using party line data communications.

# If Military/Acrospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Absolute Maximum Ratings (Note 1)

Molded DIP and SO-14 — 85°C to + 150°l and Temperature

### **Features**

Improved stability over supply voltage and temperature ranges

Ceremic DIP (Soldering, 60 sec.)

Electrical Characteristics

Positive Supply Current with Driver inhibited

- Constant current, high impedance outputs
- High speed: 15 ns max propagation delay
- Standard supply voltages
- Inhibitor available for driver selection
- High common mode output voltage range (-3.0V to 10V)
- TTL input compatibility postloV aboM nommoO evitico9
- Extended temperature range

**Function Table Connection Diagram** Inputs 14-Lead Dual-In-Line Package Outputs and SO-14 Package Inhibitor Logic 1 2 A/B INH A1/B1 A2/B2 X X X Off Off L 13 2 OUT A2 X X X Off Off-3 12 Los OUT A1 INH A X H H Off On 11 4 INH B - Max, V, = 5.4 X H Off On 5 10 IN B1-INH COMMON H H Off 9 6 OUT B1 IN B2 -X = Don't Care H = High, L = Low,7 8 GND-OUT B2 VA 0 TL/F/9619-1 **Top View** Order Number DS75110AM or DS75110AN See NS Package Number M14A or N14A

see RETS Data Sheet.
Order Number DS55110AJ/883
See NS Package Number J14A

For Complete Military 883 Specifications,

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range

-65°C to +175°C Ceramic DIP Molded DIP and SO-14 -65°C to +150°C

Lead Temperature

Ceramic DIP (Soldering, 60 sec.) Molded DIP and SO-14

(Soldering, 10 sec.)

Maximum Power Dissipation\* at 25°C

Cavity Package Molded Package

1360 mW 1040 mW 930 mW

SO Package \*Derate cavity package 9.1 mW/°C above 25°C; derate molded DIP package 8.3 mW/°C above 25°C; derate SO package 7.5 mW/°C above 25°C.

lama da M

Suppy Voltage ±7.0V

Input Voltage (Any Input)

Output Voltage (Any Output) -5.0V to +12V

## **Recommended Operating Conditions**

t 15 ns max propagation delay	High spee	DS55110A	liw beau r	mance wher	Units		
upply voltages	Min	Тур	Max	Min	Тур	Max	Ollits
Positive Supply Voltage (V+)	4.5	5.0	5.5	4.75	5.0	5.25	VV
Negative Supply Voltage (V-)	-4.5	-5.0	-5.5	-4.75	-5.0	-5.25	len V
Positive Common Mode Voltage (V <sub>CM</sub> <sup>+</sup> )	hudno III	e -ni toi	10	0 0 0	mon nome	10	V See
Negative Common Mode Voltage (V <sub>CM</sub> <sup>-</sup> )	0	priyla	-3.0	find th0 beds	ivia ed of h	-3.0	ont V
Operating Temperature (T <sub>A</sub> )	-55	25	125	att atomic	25	ata 70 100	No oc

300°C

265°C

## **Electrical Characteristics**

Over recommended operating temperature range, unless otherwise specified. (Notes 2 and 3)


Symbol	Paramete	felt aniini	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	Input Voltage HIGH			2.0			٧
V <sub>IL</sub> stugiu	Input Voltage LOW	auqes	998	Alas Padi	II-lauti bas	0.8	V
VIC	Input Clamp Voltage	5100.3	$V_{CC} = Min, I_I = -12 \text{ mA}$	Continue of the continue of th	-0.9	-1.5	٧
lo(On)	On-State	2	$V_{CC} = Max, V_O = 10V$		12	15	mA
no l	Output Current	X	$V_{CC} = Min, V_O = -3.0V$	6.5	12	2	IIIA
lo(Off)	Off-State Output Curre (Inhibited Only)	ent	V <sub>CC</sub> = Min, V <sub>O</sub> = 10V			100	μА
h <sub>nO</sub>	Input Current At Maximum	A, B or C Inputs	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V		di	1.0	mA
110	Input Voltage	D Input	N Promotes from 6	-	1	2.0	
I <sub>IH</sub>	Input Current HIGH	A, B or C Input	$V_{CC} = Max, V_I = 2.4V$		The leader	40	μΑ
		D Input		e ireni panose vines	MATHEMATINES - A CA	80	
IIL	Input Current LOW	A, B or C Input	$V_{CC} = Max, V_I = 0.4V$		qoT	-3.0	mA
		D Input	AND MICKEUS AND AND AND AND AND AND AND AND AND AND		Package	-6.0	
I+(On)	Positive Supply Currer with Driver Enabled	nt	A & B inputs at 0.4V,	ary 660 Sp	23	35	mA
I- <sub>(On)</sub>	Negative Supply Current with Driver Enabled		C & D Inputs at 2.0V	1 1 8 8 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-34	-50	mA
I+ <sub>(Off)</sub>	Positive Supply Currer with Driver Inhibited	t	V <sub>CC</sub> = Max, A, B, C & D Inputs	amuer tegis	21		mA
I <sub>-(Off)</sub>	Negative Supply Curre with Driver Inhibited	nt	at 0.4V		-17		mA


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DS55110 and across the 0°C to +70°C range for the DS75110. All typicals are given for  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ .

Note 3: When using only one channel of the line drivers, the other channel should be inhibited and/or its outputs grounded.

ı	7	6	i	
ı	l	1	b	٦
	ì	ŝ	i	á






Note 1: The pulse generators have the following characteristics:

 $t_r = t_f = 10 \text{ ns } \pm 5.0 \text{ ns, } t_{w1} = 500 \text{ ns, PRR} = 1.0 \text{ MHz, } t_{w2} = 1.0 \text{ } \mu\text{s, PRR} = 500 \text{ kHz, } Z_0 = 50\Omega.$ 


Note 2: CL includes probe and jib capacitance.

Note 3: For simplicity, only one channel and the inhibitor connections are shown.

#### FIGURE 2. AC Test Circuit




## **Typical Applications**



TRI-STATE out-e16e/9/LITesigned to provide all the t

SHIELD OR COMMON GROUND RETURN


#### FIGURE 4. Simplex Operation and the enough and arreved At read on to



#### FIGURE 5. Half-Duplex Operation

Note 1: All drivers are DS75110A or DS55110A. Receivers are DS75107 or DS75108. Twisted-pair or coaxial transmission line should be used for minimum noise and cross talk

Note 2: When only one driver in a package is being used, the outputs of the other driver should either be grounded or inhibited to reduce power dissipation.



Order Number DESETTAL, DSZETTAM or DSZETTAN See NA Burkeys Muscler, ITAL 1116A or BIALA

For Complete Military 883 Specifications, ese RETS Datacheet. Order Number 05551134/863

See WS Package Number J 18A

854	ghư0				
	GMA				
2	γ			00	
Z	Z		X		
	2				
- 18		X	11		
H-					H
	H		B	H	

H = High level
L = low level
X = Inference
Z = high impedance (OFF)
table anglicable only to
divisor unities!



# DS55113/DS75113 Dual TRI-STATE® Differential Line Driver

## **General Description**

The DS55113/DS75113 dual differential line drivers with TRI-STATE outputs are designed to provide all the features of the DS55114/DS75114 line drivers with the added feature of driver output controls. There are individual controls for each output pair, as well as a common control for both output pairs. When an output control is low, the associated output is in a high-impedance state and the output can neither drive nor load the bus. This permits many devices to be connected together on the same transmission line for partyline applications.

The output stages are similar to TTL totem-pole outputs, but with the sink outputs, YS and ZS, and the corresponding active pull-up terminals, YP and ZP, available on adjacent package pins.


### **Features**

■ Each circuit offers a choice of open-collector or active pull-up (totem-pole) outputs

Typical Applications

- Single 5V supply
- Differential line operation
- Dual channels
- TTL/LS compatibility
- High-impedance output state for party-line applications
- Short-circuit protection
- High current outputs
- Single-ended or differential AND/NAND outputs
- Common and individual output controls
- Clamp diodes at inputs
- Easily adaptable to DS55114/DS75114 applications

## **Connection Diagram**



Positive logic: Y = AB $Z = \overline{AB}$ 

Output is OFF when C or CC is low

TL/F/5785-1

Top View
Order Number DS55113J, DS75113M or DS75113N
See NS Package Number J16A, M16A or N16A

For Complete Military 883 Specifications, see RETS Datasheet.
Order Number DS55113J/883
See NS Package Number J16A

#### **Truth Table**

	Inputs	Outputs				
Output	Control	D	ata	AND	NAND	
С	СС	A	B*	Υ	Z	
L	X	X	X	Z	Z	
X	L	X	X	Z	Z	
Н	Н	L	X	L	H*	
Н	Н	X	L	L	Н	
Н	Н	Н	Н	Н	1	

H = high level

L = low level

X = irrelevant

Z = high impedance (OFF)
\*B input and 4th line of truth

\*B input and 4th line of trut table applicable only to driver number 1

Input Voltage	des (à st	tel/i) nie	5.5V	4 seconds): N Package	dae IUI	260°C
OFF-State Voltage Applied Open-Collector Outputs	to 08		12V	<b>Operating Condition</b>		301
Maximum Power Dissipation  A Cavity Package  Molded DIP Package  SO Package	n* at 25°C		1433 mW 1362 mW 1002 mW	Supply Voltage (V <sub>CC</sub> ) DS55113 DS75113	Min Max 4.5 5.5 4.75 5.25	V
Operating Free-Air Tempera DS55113		-55°C	C to + 125°C C to + 70°C	High Level Output Current (I <sub>OH</sub> ) Low Level Output Current (I <sub>OL</sub> ) Operating Free-Air Temperature (	-40 -40 -40 -40	mA mA
*Derate cavity package 9.6 mW/°C age 10.9 mW/°C above 25°C; dera (Note 2).		age 8.01 mW	/°C above 25°C	DS55113 by smill a to behold a DS75113	0 70	°C

## Electrical Characteristics Over recommended operating free-air temperature range (unless otherwise noted)

	Typ Max							DS5511	3		DS75113	3		
Symbol	Paramete	er	OS	E1 C	onditions (No	te 3)	(Figure 1)	Min	Typ (Note 4)	Max	Min	Typ (Note 4)	Max	Unit
VIH	High Level Input Voltage		00	12				2	ne, High-t	elay Tu put	2	Propagal Low-Lew		V
V <sub>IL</sub>	Low Level Input Voltage		16	7	179.2)		$R_{L} = 180\Omega$ $R_{L} = 250\Omega$	le	o Fright Lea	0.8	alder alder	Output E	0.8	V
VIK	Input Clamp Vol	tage	V <sub>CC</sub> = I	Min, I <sub>I</sub> =	-12 mA	100 PM	0081 = 48		-0.9	-1.5	bika	-0.9	-1.5	V
V <sub>OH</sub>	High Level Output Voltage		$V_{CC} = I$ $V_{IL} = 0$		= 2V,	-	= -10  mA = -40  mA	-	3.4	smill	2.4	3.4		V
V <sub>OL</sub>	Low Level Output Voltage		V <sub>CC</sub> = I		= 2V, V <sub>IL</sub> =				0.23	0.4		0.23	0.4	V
V <sub>OK</sub>	Output Clamp V	oltage	V <sub>CC</sub> = I	Max, I <sub>O</sub>	= -40 mA				-1.1	-1.5		-1.1	-1.5	٧
I <sub>O(off)</sub>	Off-State Open-Collector Output Current		V <sub>CC</sub> = I	Max	V <sub>OH</sub> = 12V	TA	= 25°C		1	10				
						TA	= 125°C			200				μА
	Output Current	Surput Guiront			V <sub>OH</sub> = 5.25\	V T <sub>A</sub>	= 25°C					1	10	Jan 1
						TA	= 70°C			7223			20	
loz	Off-State (High-		V <sub>CC</sub> = I		$T_A = 25^{\circ}C, V$	/ <sub>0</sub> =	0 to V <sub>CC</sub>			±10			±10	
	Impedance-Stat Output Current	ie)	Output 0	Controls	T <sub>A</sub> = Max	Vo	= 0V			-150			-20	
	output outroit		ar olo r			Vo	= 0.4V			±80			±20	μΑ
						Vo	= 2.4V			±80			±20	
						Vo	= V <sub>CC</sub>			80			20	
l <sub>l</sub>	Input Current at		V <sub>CC</sub> = I	Max, V <sub>I</sub>	= 5.5V					1		1 1-18	1	mA
	Maximum Input Voltage								2			2		
I <sub>IH</sub>	High Level	A, B, C	V <sub>CC</sub> = N	Max, V <sub>I</sub>	= 2.4V					40			40	^
	Input Current	CC			V <sub>I</sub> = 2.4V					80			80	μΑ
I <sub>IL</sub>	Low Level	A, B, C	V <sub>CC</sub> = N	Max, V <sub>I</sub>	= 0.4V					-1.6			-1.6	mΛ
	Low Level A, B, C V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V Input Current CC					F-15.77	-3.2			-3.2	mA			

## **Electrical Characteristics**

Absolute Maximum Ratings (Note 1) Over recommended operating free-air temperature range (unless otherwise noted) (Continued) (Continued)

00.00	from case for	Lead Temperature (1/16)	tor Sales	Menores Menores	DS55113	snons dallav	n on	DS75113	ise o	110
Symbol	Parameter not seen most	Conditions (Note 3	7V 5.5V	Min	Typ (Note 4)	Max	Min	Typ (Note 4)	Max	Units
los	Short-Circuit Output Current (Note 5)	$V_{CC} = Max, V_O = 0V$	12V	-40	-90	-120	-40	90	-120	mA
Icc	Supply Current	All Inputs at 0V, No Load	V <sub>CC</sub> = Max		47	65	degle	47	65	mA
V	(Both Drivers)	T <sub>A</sub> = 25°C srr8880	$V_{CC} = 7V$		65	85	99	65 910	85	A

Note 1: All voltage values are with respect to network ground terminal.

Note 2: For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal information section.


Note 3: All parameters with the exception of OFF-state open-collector output current are measured with the active pull-up connected to the sink output.

Note 4: All typical values are at  $T_A = 25^{\circ}\text{C}$  and  $V_{CC} = 5\text{V}$ , with the exception of  $I_{CC}$  at 7V.

Note 5: Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

## Switching Characteristics VCC = 5V, CI = 30 pF, TA = 25°C


Svm	noted	Propagation Delay Time, Low-to		d operating free-air	mender	กดอยา น	DS5511	3	racte	DS7511	301110	Unit		
Sym				Conditions	5	Min	Тур	Max	Min	Тур	Max	Unit		
tpLH	xaW			ne, Low-t	olita	(Figure 1)	13 20		13 30		30	ns		
tehr			tion Delay Tir el Output	ne, High-	2 01				12	20		12	30	ns
t <sub>PZH</sub>	-8.0	Output E	nable Time t	o High Le	vel	$R_L = 180\Omega$ , (Fig		7	15		7 lev	20	ns	
tpzL		Output E	nable Time t	o Low Lev	/el	$R_L = 250\Omega$ , (Fig		14	30		14	40	ns	
t <sub>PHZ</sub>	-1.5	Output D Level	isable Time f	rom High	2.4	R <sub>L</sub> = 180Ω, (Fig Am 01 - = HO	ure 2)	= -12 VS = V	10 V 01M	20	egsi	10 19vi	30	ns
t <sub>PLZ</sub>		Output D	isable Time f	rom Low	3	$R_L = 250\Omega$ , (Fig		VC = .	17	35		egatioV 17	35	ns
V	9.0	0.23	0.4	02.0					112			Voltage		36
V	-1.5	1.1-	-1.5	1.1-			Am (	) =	Max, lo	Yec =	oltage	Clamp Vi	Output	
			10	1		TA = 25°C	V <sub>OH</sub> = 12V		Max	Vco =		el	Off-Star	
An			200			TA = 125°C					Open-Collector Output Gurrent			
						TA = 25°C	Voh = 5.25V					andino:		
	08					T <sub>A</sub> = 70°C								
			±10			o = 0 to Vcc						te (High-		
						V0 = 0V	Max		Controls	Output st 0.8\		nce-Stat Current		
			08±			V <sub>O</sub> = 0.4V						101100	niquio	
	±20		08±			$V_0 = 2.4V$								
	20		08			20V = gV	-							
Am	1		1					= 5.5	Mass, V <sub>j</sub>		A, B, C			
											99			
	40							= 2,4	V.xsM	V <sub>oc</sub> =	A, B, C	love	High Le	
	08		08									Inemu		
	8.1-		1.6					VA.0 =	Max, V	Voc =	A, B, C	lev		
			-3.2								20		Input C	





# AC Test Circuits and Switching Time Waveforms able and mangal@ olfamenb2 INPUT NAND OUTPUT 1.5V PULSE - tPLH **tPHL** (NOTE 1) AND TL/F/5785-3 FIGURE 1. tpLH and tpHL PULSE GENERATOR (NOTE 1) AND OUTPUT Q OUTPUT TL/F/5785-4 FIGURE 2. tpZH and tpHZ PULSE GENERATOR (NOTE 1) CL 30 pF (NOTE 2) TPLZ € 0.5V OUTPUT 1.5V TL/F/5785-5 FIGURE 3. tpZL and tpLZ Note 1: The pulse generator has the following characteristics: $Z_{OUT} = 50\Omega$ , PRR = 500 kHz, $t_W = 100$ ns. Note 2: C<sub>L</sub> includes probe and jig capacitance.


## 6


## Typical Performance Characteristics: \*apital-apisaran' apparance Characteristics apparance Chara
































TL/F/5785-7

\*Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75V and above 5.25V are applicable to DS55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.


## 









\*Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75V and above 5.25V are applicable to DS55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.




















Oath for (emporatures below 0°C and above 70°C and for supply voltages below garameters were measured with the active purpop connected to the aink bullput.


## DS55114/DS75114 Dual Differential Line Drivers

## **General Description**

The DS55114/DS75114 dual differential line drivers are designed to provide differential output signals with high current capability for driving balanced lines, such as twisted pair at normal line impedances, without high power dissipation. The output stages are similar to TTL totem-pole outputs, but with the sink outputs, YS and ZS, and the corresponding active pull-up terminals, YP and ZP, available on adjacent package pins. Since the output stages provide TTL compatible output levels, these devices may also be used as TTL expanders or phase splitters.

#### **Features**

- Each circuit offers a choice of open-collector or active pull-up (totem-pole) outputs
- Single 5V supply
- Differential line operation
- Dual channels
- TTL/LS compatibility
- Designed to be interchangeable with Fairchild 9614 line
- Short-circuit protection of outputs for 60 seconds): J Paul
- High current outputs
- Clamp diodes at inputs and outputs to terminate line transients
- Single-ended or differential AND/NAND outputs
- Triple inputs



## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

7V
91111 ISIT 5.5V
291116912V
5°Cietto tiumio riba3 a
(slog-male) qu1433 mW
viqua Va 1362 mW
lange and latineratific at
-55°C to +125°C
0°C to +70°C
-65°C to +150°C
e salvoji diunio-sodis atuolito menuo do 300°C

Lead Temperature (1/16" from case for 4 seconds): N Package 260°C

\*Derate cavity package 9.6 mW/°C above 25°C; derate molded package 10.9 mW/°C above 25°C (Note 2).

## **Operating Conditions**

		Min	Max	Units
	Supply Voltage (V <sub>CC</sub> )		ienera	
	DS55114 Island with Loub At I	4.5	5.5	V
	DS75114 langle fuotuo laitnetel	4.75	5.25	V SH
	High Level Output Current (I <sub>OH</sub> )		-40	mA
	Low Level Output Current (I <sub>OL</sub> )	abeqmi i	40	mA
	Operating Free-Air	arayara ar		
	Temperature (T <sub>A</sub> )		-liuo evit	
	DS55114 org appara furtuo erit	55	125	°C
T	DS75114oals yam sectiveb ses			d °C
		anada w		

## Electrical Characteristics Over recommended operating free-air temperature range (unless otherwise noted)

	ential AND/NAND outputs					DS55114	1		- 7		
Symbol	Parameter	Conditions (Note 3)				Typ (Note 4)	Max	Min	Typ (Note 4)	Max	Units
V <sub>IH</sub>	High Level Input Voltage				2	121821	gisita	2	2420211	UU :	V
V <sub>IL</sub>	Low Level Input Voltage		ine Package	J-ol-lauG			0.8			0.8	
VIK	Input Clamp Voltage	V <sub>CC</sub> = Min,	$I_{\parallel} = -12 \text{ mA}$	1 1		-0.9	-1.5		-0.9	-1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min,	$V_{IH} = 2V$	$I_{OH} = -10 \text{ mA}$	2.4	3.4		2.4	3.4		V
		$V_{IL} = 0.8V$	-13	$I_{OH} = -40 \text{ mA}$	2	3.0		2	3.0		ľ
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 40 m.	$V_{IH} = 2V, V_{IL} = A$	= 0.8V,		0.2	0.4		0.2	0.45	V
Vok	Output Clamp Voltage	$V_{CC} = 5V,$	$_{O} = 40 \text{ mA, T}_{A}$	= 25°C		6.1	6.5	JAN -	6.1	6.5	V
		V <sub>CC</sub> = Max	$I_0 = -40  \text{mA}$	, T <sub>A</sub> = 25°C		-1.1	-1.5		-1.1	-1.5	1
I <sub>O(off)</sub>	OFF-State Open-Collector		Vou = 12V	T <sub>A</sub> = 25°		1	100				-
	Output Current	Voc = May	VOH - 12V	T <sub>A</sub> = 125°C			200				μΑ
		VCC IVIAX	Vou = 5 25V	T <sub>A</sub> = 25°C		de la company			1	100	μπ
	(1) TL/F/5786-1	s at	$V_{OH} = 12V$ $V_{OH} = 5.25V$	T <sub>A</sub> = 70°C	3	423		1 1		200	
l <sub>l</sub>	Input Current at Maximum Input Voltage		$V_{I} = 5.5V^{-1/4}$				1			1	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max	$V_{1} = 2.4V$	S.			40			40	μΑ
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max	$V_{1} = 0.4V$	See NS Packs		-1.1	-1.6		-1.1	-1.6	mA
los	Short-Circuit Output Current (Note 5)	V <sub>CC</sub> = Max	$V_0 = 0V$		-40	-90	-120	-40	-90	-120	mA
Icc	Supply Current	Inputs Grou	nded, No Load,	V <sub>CC</sub> = Max		37	50	910	37	50	mA
	(Both Drivers)	$T_A = 25^{\circ}C$		$V_{CC} = 7V$		47	65		47	70	IIIA

Note 1: All voltage values are with respect to network ground terminal.

Note 2: For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal information section.


Note 3: All parameters, with the exception of OFF-state open-collector output current, are measured with the active pull-up connected to the sink output.

Note 4: All typical values are at TA = 25°C and VCC = 5V, with the exception of ICC at 7V.


Note 5: Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Symbol	Parameter	Conditions	DS55114			DS75114			Units
			Min	Тур	Max	Min	Тур	Max	- Into
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High-Level Output	C <sub>L</sub> = 30 pF, <i>(Figure 1)</i>	16 = 95 A 0 V 0 T 0 N	15	20		15	30	ns
t <sub>PHL</sub>	Propagation Delay Time High-to-Low-Level Output	2°85 - A 7   2°85 - A 7		11	20	- 907 vaz	11	30	ns








Note 2: CL includes probe and jig-capacitance.





### Typical Performance Characteristics\*es = AT, ve = 500 apiteins of principles





















TL/F/5786-

\*Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75V and above 5.25V are applicable to DS55114 circuits only. These parameters were measured with the active pull-up connected to the sink output.







### **DS75121 Dual Line Drivers**

### **General Description**

The DS75121 is a monolithic dual line driver designed to drive long lengths of coaxial cable, strip line, or twisted pair transmission lines having impedances from  $50\Omega$  to  $500\Omega$ . It is compatible with standard TTL logic and supply voltage levels.

The DS75121 will drive terminated low impedance lines due to the low-impedance emitter-follower outputs. In addition the outputs are uncommitted allowing two or more drivers to drive the same line.

Output short-circuit protection is incorporated to turn off the output when the output voltage drops below approximately 1.5V.

Note 1: The pulse generators have the following characteristics:  $Z_{OUT}\approx 50\Omega$ ,  $t_W=200$  ns, duty cycle = 50%,  $t_r=t_f=5.0$  ns.

Note 2: CL includes probe and jig capacitance.

### **Features**

 $\blacksquare$  Designed for digital data transmission over 50  $\!\Omega$  to 500  $\!\Omega$  coaxial cable, strip line, or twisted pair transmission lines

Schematic Diagram (Each Driver)

TL/F/5788-4

- TTL compatible
- Open emitter-follower output structure for party-line operation
- Short-circuit protection
- AND-OR logic configuration
- High speed (max propagation delay time 20 ns)
- Plug-in replacement for the SN75121 and the 8T13

#### **Typical Performance Connection Diagram Dual-In-Line Package Characteristics Output Current vs Output Voltage** -300 V<sub>CC</sub> = 5.0V VIH = 2.0V -250TA = 25°C RENT -200 CUR -150 TUTTUO -100-50 0 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 Vo - OUTPUT VOLTAGE (V) C1 TL/F/5788-2 TL/F/5788-1 **Truth Table Top View Order Number DS75121N** See NS Package Number N16A Inputs Output C F B D E A **AC Test Circuit and Switching** Н Н H Н X X Н **Time Waveforms** X X X X Н Н Н All Other Input Combinations H=High Level, L=Low Level, X=Irrelevant PULSE GENERATOR \_ ≤ 5.0 ns < 5.0 ns O OUTPUT (NOTE 1) 90% INPUT (NOTE 2) nv TL/F/5788-3 OUTPUT

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V<sub>CC</sub>

Input Voltage
6.0V

Output Voltage
6.0V

Output Current
-75 mA

Maximum Power Dissipation\* at 25°C

Molded Package
1280 mW

Lead Temperature (Soldering, 4 seconds)
\*Derate molded package 10.2 mW/°C above 25°C.

**Operating Conditions** 

Min Max Units 4.75 5.25 V

 Supply Voltage, V<sub>CC</sub>
 4.75
 5.25
 V

 Temperature, T<sub>A</sub>
 0
 +75
 °C

General Description
The DS75123 is a monolithic dual line driver designed spe-

Am E.83 - Holl to tuptuo Virt.8 and to stuptuo rewollot-rentime consbequit-wall entitle Electrical Characteristics V<sub>CC</sub> = 4.75V to 5.25V (unless otherwise noted) (Notes 2 and 3) With elds as 8512V2CI

Symbol	Parameter notes	long fluorio mori? Conditions	Min	Тур	Max	Units
VIH	High Level Input Voltage	recoporated to turn off the AND-OR logic or	2.0	tong tiu	short-cire	Ind/NG
VIL	Low Level Input Voltage	manager in-pure with the placem	a obsaiov	nochoc	0.8	٧
VI	Input Clamp Voltage	$V_{CC} = 5.0V, I_{I} = -12 \text{ mA}$		1875	-1.5	V
l <sub>l</sub>	Input Current at Max Input Voltage	$V_{CC} = 5.25V, V_{IN} = 5.5V$	etan enga	# 960 BE	1	mA
V <sub>OH</sub>	High Level Output Voltage	$V_{IH} = 2.0V, I_{OH} = -75 \text{ mA (Note 4)}$	2.4	-ISDU		٧
ГОН	High Level Output Current	$V_{CC} = 5.0V$ , $V_{IH} = 4.75V$ , $V_{OH} = 2.0V$ , $T_A = 25^{\circ}C$ (Note 4)	-100	B1	-250	mA
loL	Low Level Output Current	V <sub>IL</sub> = 0.8V, V <sub>OL</sub> = 0.4V (Note 4)		- Long	-800	μΑ
I <sub>O(OFF)</sub>	Off State Output Current	V <sub>CC</sub> = 0V, V <sub>O</sub> = 3.0V	Notes to the second		500	μΑ
I <sub>IH</sub>	High Level Input Current	V <sub>1</sub> = 4.5V	admirros (per teles)	SELIESCHOOL	40	μΑ
I <sub>IL</sub>	Low Level Input Current	V <sub>I</sub> = 0.4V	-0.1	HOR SAN HERE	-1.6	mA
los	Short Circuit Output Current	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C	nera opposition i sali. Reintim mening		-30	mA
Іссн	Supply Current, Outputs High	V <sub>CC</sub> = 5.25V, All Inputs at 2.0V, Outputs Open			28	mA
ICCL	Supply Current, Outputs Low	V <sub>CC</sub> = 5.25V, All Inputs at 0.8V, Outputs Open			60	mA

### Switching Characteristics V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C

Symbol	Parameter	Conditions		Min	Тур	Max	Units
t <sub>PLH</sub>	Propagation Delay Time,		$C_L = 15 pF$	weiv qo	11	20	ns
	Low-to-High Level Output	and Switching Time Waveforms)	$C_{L} = 1000  pF$	mber D	22	50	ns
t <sub>PHL</sub>	Propagation Delay Time,	R <sub>L</sub> = 37Ω, (See AC Test Circuit C	$C_L = 15 pF$	cone sullana	8.0	20	ns
	High-to-Low Level Output	and Switching Time Waveforms)	C <sub>L</sub> = 1000 pF	r bons	20	50	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to  $+70^{\circ}$ C range for the DS75121. All typical values are for  $T_A = 25^{\circ}$ C and  $V_{CC} = 5V$ .

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the truth table for the desired output.

TUSTING CO. 20 (1.570A)

(C. 310M)

Includes orabs and lig capacitance



### **DS75123 Dual Line Driver**

### **General Description**

The DS75123 is a monolithic dual line driver designed specifically to meet the I/O interface specifications for IBM System 360. It is compatible with standard TTL logic and supply voltage levels.

The low-impedance emitter-follower outputs of the DS75123 enable driving terminated low impedance lines. In addition the outputs are uncommitted allowing two or more drivers to drive the same line.

Output short-circuit protection is incorporated to turn off the output when the output voltage drops below approximately 1.5V.

#### **Features**

 Meet IBM System 360 I/O interface specifications for digital data transmission over 50Ω to 500Ω coaxial cable, strip line, or terminated pair transmission lines


Aissolute Maximum Ratings (Note 1)

I littlary/Asrcapace opacified devices are required,
please contact the National Semiconductor Selections


On ce/Distributors for availability and epocifications.

- TTL compatible with single 5.0V supply
- 3.11V output at  $I_{OH} = -59.3 \text{ mA}$
- Open emitter-follower output structure for party-line operation
- Short circuit protection
- AND-OR logic configuration
- Plug-in replacement for the SN75123 and the 8T23

### **Connection Diagram**



# Typical Performance Characteristics




TL/F/5790-3

**Top View** 

### **Truth Table**


Order Number DS75123N See NS Package Number N16A

### AC Test Circuit and Switching Time Waveforms



		INP	015		OUTPUT	
A	В	С	D	E	F	Υ
Н	H	Н	Н	X	X	H H
X	X	X	X	Н	Н	Н
is bi		Oth			tvisti ji	fit teril yhani o

H=High level, L=Low level, X=Irrelevant



Note 1: The pulse generators have the following characteristics:  $Z_{OUT} \approx 50\Omega$ ,  $t_W = 200$  ns, duty cycle

Note 2: CL includes probe and jig capacitance.

### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V<sub>CC</sub> 7.0V
Input Voltage 5.5V
Output Voltage 7.0V

Maximum Power Dissipation\* at 25°C

Molded Package

1280 mW

Operating Free-Air Temperature Range 0°C to +75°C
Storage Temperature Range -65°C to +150°C
Lead Temperature (Soldering, 4 seconds) 260°C

\*Derate molded package 10.2 mW/°C above 25°C.

Operating Condit	ions	Hold	
	Min	Max	Units
Supply Voltage, V <sub>CC</sub>	4.75	5.25	٧
		100	

Supply Voltage,  $V_{CC}$  4.75 5.25 V
High Level Output Current, -100 mA  $I_{OH}$ Temperature,  $T_A$  0 +75 °C

TTL (Transistor-Transistor-Logic) multiple emitter inputs al-

### Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditio	the output eliminaten	Min	Тур	Max	Units
VIH	High Level Input Voltage		the balloose farm	2.0	.enoies	transmi	V
VIL	Low Level Input Voltage					0.8	V
VI	Input Clamp Voltage	$V_{CC} = 5.0V, I_{I} = -12 \text{ mA}$	\$ 3.1	agrai	0 no	-1.5	V
lı	Input Current at Max Input Voltage	$V_{CC} = 5.25V, V_{IN} = 5.5V$	Doel-In-I			1	mA
V <sub>OH</sub>	High Level Output Voltage		T <sub>A</sub> = 25°C	3.11			٧
		$I_{OH} = -59.3 \text{ mA}, \text{ (Note 4)}$	$T_A = 0$ °C to $+75$ °C	2.9	W = 118		٧
Іон	High Level Output Current	$V_{CC} = 5.0V, V_{IH} = 4.5V, T_{I}$ $V_{OH} = 2.0V, (Note 4)$	A = 25°C,	-100		-250	mA
VOL	Low Level Output Voltage	$V_{IL} = 0.8V$ , $I_{OL} = -240  \mu R$	A, (Note 4)			0.15	٧
I <sub>O(OFF)</sub>	Off State Output Current	$V_{CC} = 0, V_{O} = 3.0V$				40	μΑ
I <sub>IH</sub>	High Level Input Current	$V_1 = 4.5V$				40	μΑ
I <sub>IL</sub>	Low Level Input Current	$V_I = 0.4V$		-0.1		-1.6	mA
los	Short Circuit Output Current	$V_{CC} = 5.0V, T_A = 25^{\circ}C$				-30	mA
Іссн	Supply Current, Outputs High	$V_{CC} = 5.25V$ , All Inputs at 2	2.0V, Outputs Open		17 84	28	mA
ICCL	Supply Current, Outputs Low	V <sub>CC</sub> = 5.25V, All Inputs at 0	.8V, Outputs Open			60	mA

### Switching Characteristics $V_{CC} = 5.0V$ , $T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
t <sub>PLH</sub>	Propagation Delay Time, Low-	$R_L = 50\Omega$ , (See AC Test Circuit	$C_L = 15  pF$		12	20	ns
	to-High Level Output	and Switching Time Waveforms	$C_L = 100  pF$	11011	20	35	ns
t <sub>PHL</sub>	Propagation Delay Time, High-	$R_L = 50\Omega$ , (See AC Test Circuit (	$C_L = 15  pF$		12	20	ns
	to-Low Level Output	and Switching Time Waveforms	C <sub>L</sub> = 100 pF	molt	15	25	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All currents into device pins are shown as positive, currents out of device pins shown as negative, all voltage values are referenced with respect to network ground terminal, unless otherwise noted. All values shown as max or min on absolute value basis.

Note 3: Min/max limits apply across the guaranteed operating temperature range of 0°C to +75°C for DS75123, unless otherwise specified. Typicals are for V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C. Positive current is defined as current into the referenced pin.

Note 4: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the truth table for the desired output.



### DS7830/DS8830 Dual Differential Line Driver

### **General Description**

The DS7830/DS8830 is a dual differential line driver that also performs the dual four-input NAND or dual four-input AND function.

TTL (Transistor-Transistor-Logic) multiple emitter inputs allow this line driver to interface with standard TTL systems. The differential outputs are balanced and are designed to drive long lengths of coaxial cable, strip line, or twisted pair transmission lines with characteristic impedances of  $50\Omega$  to  $500\Omega$ . The differential feature of the output eliminates troublesome ground-loop errors normally associated with single-wire transmissions.


#### **Features**

- Single 5V power supply
- Diode protected outputs for termination of positive and negative voltage transients

ctrical Characteristics (Notes 2 and 3)

Ausolute Maximum Ratings (Note 1)
If Illitary/Aerospece specified devices are required,
pieces contact the National Semiconductor Sales
Office/Olstiflutors for evaluability and specifications.

- Diode protected inputs to prevent line ringing
- High speed
- Short circuit protection



### Absolute Maximum Ratings (Note 1) Operating Conditions 10 1897 OA

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Vcc	7.0V
Input Voltage	5.5V
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 4 sec.)	260°C
Output Short Circuit Duration (125°C)	1 second

Maximum Power Dissipation\* at 25°C Cavity Package 1308 mW Molded Package 1207 mW

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )			
DS8730	4.5	5.5	V
DS8830	4.75	5.25	V
Temperature (T <sub>A</sub> )			-13
DS7830	-55	+125	°C
DS8830	0	+70	°C
	A section Thousans	man 1 1 1 1	

### Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	C	onditions	Min	Тур	Max	Units
VIH	Logical "1" Input Voltage	- V2		2.0			٧
V <sub>IL</sub>	Logical "0" Input Voltage		No common of the same		2838989685	0.8	y Veg
VOH	Logical "1" Output Voltage	$V_{IN} = 0.8V$	$I_{OUT} = -0.8 \text{ mA}$	2.4	Same or collection of the coll	and the control of th	V
			I <sub>OUT</sub> = 40 mA	1.8	3.3	-	V
VOL	Logical "0" Output Voltage	$V_{IN} = 2.0V$	I <sub>OUT</sub> = 32 mA	A CONTRACTOR OF THE PERSON AND ADDRESS OF TH	0.2	0.4	V
and land		Va — Va secretario	I <sub>OUT</sub> = 40 mA		0.22	0.5	V
IH-662873/7	Logical "1" Input Current	$V_{IN} = 2.4V$	TUF/6780-E			120	μΑ
		$V_{IN} = 5.5V$	FIGURE			2	mA
I <sub>I</sub> L	Logical "0" Input Current	$V_{IN} = 0.4V$	aracteristics	ioe Ci	ismiot	-4.8	mA
Isc	Output Short Circuit Current	$V_{CC} = 5.0V, T_A$	= 125°C, (Note 4)	-40	-100	-120	mA
Icc	Supply Current	$V_{IN} = 5.0V$ , (Ea	ch Driver)	2000	11 501	18	mA
VI	Input Clamp	V <sub>CC</sub> = Min, I <sub>IN</sub>	= - 12 mA	TIT	-1.0	-1.5	V

### Switching Characteristics TA = 25°C, VCC = 5V, unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>pd1</sub>	Propagation Delay AND Gate	$R_L = 400\Omega, C_L = 15 pF$	- A	8	12	ns
t <sub>pd0</sub>		(Figure 1)		11	18 35	ns
t <sub>pd1</sub>	Propagation Delay NAND Gate	$R_L = 400\Omega, C_L = 15 pF$		8	12	ns
t <sub>pd0</sub>	SET 800 SE SE SE SE SE- 08-	(Figure 1)	dat ast	5 5	8	ns
t <sub>1</sub>	Differential Delay	Load, $100\Omega$ and $5000$ pF, (Figure 2)	ogsfloV is	12 (4) (2) (4) (4)	16	ns
t <sub>2</sub>	Differential Delay	Load, 100Ω and 5000 pF, (Figure 2)	es de Cravant	Дамаи¥ - кри12авт	зиАV) 116	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DS7830 and across the 0°C to +70°C range for the DS8830. Typical values for  $T_A = 25^{\circ}C$  and  $V_{CC} = 5.0V$ .


Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

MI L \$119 L STIDO 200 5 216

Note 4: Only one output at a time should be shorted.

26 66 58 36 150 120 160

<sup>\*</sup>Derate cavity package 8.7 mW/°C above 25°C; derate molded package 9.7 mW/°C above 25°C.




DATA INPUT FREQUENCY (MHz)

OUTPUT CURRENT (mA)

571.0 2 5710.0 20.0 5710

0 40 60 80 100 120 140 OUTPUT SINK CURRENT (mA)

TL/F/5799-7



## MM78C29/MM88C29 Quad Single-Ended Line Driver MM78C30/MM88C30 Dual Differential Line Driver

**General Description** 

The MM78C30/MM88C30 is a dual differential line driver that also performs the dual four-input NAND or dual four-input AND function. The absence of a clamp diode to V<sub>CC</sub> in the input protection circuitry of the MM78C30/MM88C30 allows a CMOS user to interface systems operating at different voltage levels. Thus, a CMOS digital signal source can operate at a V<sub>CC</sub> voltage greater than the V<sub>CC</sub> voltage of the MM78C30 line driver. The differential output of the MM78C30/MM88C30 eliminates ground-loop errors.

The MM78C29/MM88C29 is a non-inverting single-wire transmission line driver. Since the output ON resistance is a low  $20\Omega$  typ., the device can be used to drive lamps, relays, solenoids, and clock lines, besides driving data lines.

### **Features**

- Wide supply voltage range
- 3V to 15V
- High noise immunity

0.45 V<sub>CC</sub> (typ.) 20Ω (typ.)

■ Low output ON resistance

**Logic Diagrams** 1/4 MM78C29/MM88C29 O OUTPUT TL/F/5908-1 1/2 MM78C30/MM88C30 \*2 Pey Package NAND OUTPUT TL/F/5908-2

260°C

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin (Note 1)

Storage Temperature

Power Dissipation (PD)

Dual-In-Line Small Outline -0.3V to Vcc + 16V

Operating Temperature Range MM78C29/MM78C30 MM88C29/MM88C30

-55°C to +125°C -40°C to +85°C -65°C to +150°C

Operating V<sub>CC</sub> Range 3V to 15V 18V Absolute Maximum V<sub>CC</sub> Average Current at Output 50 mA MM78C30/MM88C30 MM78C29/MM88C29 25 mA 150°C Maximum Junction Temperature, Ti

Lead Temperature (Soldering, 10 seconds)

DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise noted

500 mW

700 mW 30V .V4.0 = TUOV

Symbol	Parameter	Conditions	Min	Тур	Max	Units
MOS TO CM	os	3.00 - 11				-72
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = 5V V <sub>CC</sub> = 10V	3.5 8			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = 5V V <sub>CC</sub> = 10V	Inaio	out Resistance	1.5	V
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 15V		0.005	g 1	μΑ
I <sub>IN</sub> (0)	Logical "0" Input Current	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 0V	-1	-0.005	9	μΑ
Icc	Supply Current	V <sub>CC</sub> = 5V	8	0.05	100	mA
UTPUT DRIV	VE OOI		0608	M/WINESON MININ	7)	
SOURCE	Output Source Current MM78C29/MM78C30	$V_{OUT} = V_{CC} - 1.6V,$ $V_{CC} \ge 4.5V, T_j = 25^{\circ}C$ $T_j = 125^{\circ}C$	-57 -32	-80 -50		mA mA
etinU	MM88C29/MM88C30	$V_{OUT} = V_{CC} - 1.6V,$ $V_{CC} \ge 4.75V, T_j = 25^{\circ}C$ $T_j = 85^{\circ}C$	-47 -32	-80 -60	Prop	mA mA
	MM78C29/MM88C29 MM78C30/MM88C30	$V_{OUT} = V_{CC} - 0.8V$ $V_{CC} \ge 4.5V$	-2,50	10° 10° 11' 18	Logic	mA
ISINK	Output Sink Current MM78C29/MM78C30	$V_{OUT} = 0.4V, V_{CC} = 4.5V,$ $T_{j} = 25^{\circ}C$ $T_{j} = 125^{\circ}C$	11	20 20 20 20		mA mA
an an	400	$V_{OUT} = 0.4V, V_{CC} = 10V,$ $T_j = 25^{\circ}C$ $T_j = 125^{\circ}C$	"0" to		Time	mA mA
Rq Rq	MM88C29/MM88C30	$V_{OUT} = 0.4V, V_{CC} = 4.75V,$ $T_{j} = 25^{\circ}C$ $T_{j} = 85^{\circ}C$	9.5 8	22 18MM 18	nigni NM NM	mA mA
Ad Ad	150 200	$V_{OUT} = 0.4V, V_{CC} = 10V,$ $T_{j} = 25^{\circ}C$ $T_{j} = 125^{\circ}C$	19 15.5	40 33	4M 4M 4M	mA mA
ISOURCE AND AND AND AND AND AND AND AND AND AND		$V_{OUT} = V_{CC} - 1.6V,$ $V_{CC} \ge 4.5V, T_j = 25^{\circ}C$ $T_j = 125^{\circ}C$		20		Ω
	MM88C29/MM88C30	$V_{OUT} = V_{CC} - 1.6V,$ $V_{CC} \ge 4.75V, T_j = 25^{\circ}C$ $T_i = 85^{\circ}C$		20 27	34 50	Ω Ω Ω

### **DC Electrical Characteristics**

Min/Max limits apply across temperature range, unless otherwise noted (Continued)

Symbol	Parameter	DON MIN	Conditions	Min	Тур	Max	Units
UTPUT DRIV	VE (Continued)		Averaga Charactor Macrosocking Volumes (Control Volumes)	V0.0-	(1.6	Any Pin (Not	Voltage at
ISINK	Output Sink Resist			68-	Range 0	Temperatur 29/MM7803	191
			$T_j \equiv 25^{\circ}C$ $T_i = 125^{\circ}C$		20 28		$\Omega$
			$V_{OUT} = 0.4V, V_{CC} = 10V,$ $T_j = 25^{\circ}C$ $T_j = 125^{\circ}C$		10 14		O Par O
	MM88C29/MM8	38C30	$V_{OUT} = 0.4V, V_{CC} = 4.75V,$	ollariel	0615/17	teorno	DIS DU
ethnU	тур Мах	njiki	$T_j = 25^{\circ}C$ $T_j = 85^{\circ}C$		18 22	41 50	Ω
V V		3.5	$V_{OUT} = 0.4V, V_{CC} = 10V,$ $T_j = 25^{\circ}C$ $T_j = 85^{\circ}C$	oltage	10 12	21 26	Ω
V	Output Resistance Temperature Coef	4	ACC = 10A	epano	A Indui . n.	Logical	(0)/417
	Source	IIOIOTIK	$V_{CC} = 16V$ , $V_{IM} = 16V$		0.55	Logion	%/°C
Aa	Sink 200.0-	1-	Von = 15V, Vist = 6V	Irism	0.40	Logical	%/°C
$\theta_{JA}$	Thermal Resistand MM78C29/MM7 (D-Package)		V8 = 00V		100	Supply VE	°C/W
	MM88C29/MM8 (N-Package)	38C30	Vout = Voo - 1.6V.	ant 3030	7661150 7661150	NAM LAWS	°C/W

### AC Electrical Characteristics\* TA = 25°C, CL = 50 pF

Symbol	Parameter -	Conditions	Min	Тур	Max	Units
t <sub>pd</sub>	Propagation Delay Time to Logical "1" or "0" MM78C29/MM88C29	(See <i>Figure 2</i> ) V <sub>CC</sub> = 5V V <sub>CC</sub> = 10V	9\$088 08086	80 35	200	ns ns
Am	MM78C30/MM88C30	V <sub>CC</sub> = 5V V <sub>CC</sub> = 10V	178C30	110 50	350 150	ns ns
t <sub>pd</sub>	Differential Propagation Delay Time to Logical "1" or "0" MM78C30/MM88C30	R <sub>L</sub> = 100Ω, C <sub>L</sub> = 5000 pF (See <i>Figure</i> 1) V <sub>CC</sub> = 5V V <sub>CC</sub> = 10V			400 150	ns ns
C <sub>IN</sub>	Input Capacitance MM78C29/MM88C29 MM78C30/MM88C30	(Note 3) (Note 3)	103030	5.0 5.0	dis	pF pF
C <sub>PD</sub>	Power Dissipation Capacitance MM78C29/MM88C29 MM78C30/MM88C30	(Note 3) (Note 3)		150 200		pF pF


<sup>\*</sup>AC Parameters are guaranteed by DC correlated testing.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 3: CpD determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note AN-90 (CMOS Logic Databook).

Note 2: Capacitance is guaranteed by periodic testing.

Dual-In-Line Package MM78C29/MM88C29



Dual-In-Line Package MM78C30/MM88C30



**Top View** 

Order Number MM88C29M or MM88C29N


Order Number MM88C30M or MM88C30N

For Complete Military 883 Specifications, see RETS Data Sheet.


Order Number MM78C29J/883, MM78C29W/883, MM78C30J/883 or MM78C30W/883

### **Typical Performance Characteristics**


MM78C29/MM88C29
Typical Propagation Delay vs
Load Capacitance




MM78C29/MM88C29
Typical Propagation Delay vs
Load Capacitance




MM78C30/MM88C30
Typical Propagation Delay vs
Load Capacitance




MM78C30/MM88C30 Typical Propagation Delay vs




Typical Sink Current vs




Typical Source Current vs



TL/F/5908-5



### Typical Applications (Continued) OUTPUT TWISTED PAIR LINE 1/2 MM78C30/ INPUT MM88C30 0-NAND Series 54/74 compatibil TUTUO # 17 na propagation dalay ■ Very low output impedance—high drive 8 40 mA sink and source currents Tra DS7832/DS5832 does not have the Voc clamp diodes turplue so single-wave transmission line (note 1) of the total voc. The Seastan day 1887an and OUTPUT 1/6 MM78C30/ O OUTPUT INPUT O MM88C30 Connection and 1/6 MM74C914 OR 1/6 MM74C14 TL/F/5908-12 Note 1: V<sub>CC</sub> is 3V to 15V



10<sup>0</sup> 10<sup>2</sup> 
TL/F/5908-13

Note 1: The transmission line used was #22 gauge unshielded twisted pair (40k termination).

101

	termination).							
Output A2	Note 2: The curves generated assume that both drive and that the maximum power is 500 mW/package.			behni	ving equal lin	nes, aldazīd tudiuo "A"		
Same as Input A2	Logical "1" or Logical "0"		Logical "1" or Logical "0"					
Same as Input A2	Logical "1" or Logical "0"	to stiacoq@ input A1		ŤX				
High Impedance State	X	High Impedance State	×			X	r X	



## DS7831/DS8831/DS7832/DS8832 **Dual TRI-STATE® Line Driver**

### **General Description**

Through simple logic control, the DS7831/DS8831, DS7832/DS8832 can be used as either a quad single-ended line driver or a dual differential line driver. They are specifically designed for party line (bus-organized) systems. The DS7832/DS8832 does not have the V<sub>CC</sub> clamp diodes found on the DS7831/DS8831.

The DS7831 and DS7832 are specified for operation over the -55°C to +125°C military temperature range. The DS8831 and DS8832 are specified for operation over the 0°C to +70°C temperature range.

### **Features**

- Series 54/74 compatible
- 17 ns propagation delay
- Very low output impedance—high drive capability
- 40 mA sink and source currents
- Gating control to allow either single-ended or differential operation


Typical Applications (Continued)

■ High impedance output state which allows many outputs to be connected to a common bus line

Order Number DS8831N, DS8832J or DS8832N See NS Package Number J16A or N16A For Complete Military 883 Specificatons, See RETS Data Sheet. Order Number DS7831J/883, DS7831W/883, DS7832J/883 or DS7832W/883 See NS Package Number J16A or W16A

### **Connection and Logic Diagram**

#### **Dual-In-Line Package**



**Top View** 

#### 01 TL/F/5800-1

### Truth Table (Shown for A Channels Only)

"A" Output Disable		Differential/ Single-Ended Mode Control		Input A1	Output A1	Input A2	Output A2
0	0	0	0	Logical "1" or Logical "0"	Same as Input A1	Logical "1" or Logical "0"	Same as Input A2
0	0	X 1	1 X	Logical "1" or Logical "0"	Opposite of Input A1	Logical "1" or Logical "0"	Same as Input A2
1 X	X 1	×	х	x	High Impedance State	×	High Impedance State

X = Don't Care

Second Co.
•
00
U)
-
-
$^{\circ}$
-
w
ဋ
_
_
CD
-
00
00
ထ္ထ
83
~
_
-
0
00
U)
1
200
ന
90
cu
0.0
$\sim$
~
r m
4,
ä
ő
88
88
5883
38832

If Military/Aerospace specified please contact the National		Supply Voltage (V <sub>CC</sub> )	Units
Office/Distributors for availability		DS7831/DS7832 4.5 5.5 DS8831/DS8832 4.75 5.25	V
Input Voltage Output Voltage	5.5V 5.5V	Temperature (T <sub>A</sub> ) DS7831/DS7832 -55 +125 DS8831/DS8832 0 +70	°C
Storage Temperature Range Lead Temperature (Soldering, 4 sec Maximum Power Dissipation* at 25 Cavity Package		Propagation Delay to a Logical "1" from inputs A1, A2, B1, B2 Differential Single-ended Mode Control to Outputs	tbol
Molded Package "Derate cavity package 9.6 mW/°C above 10.9 mW/°C above 25°C.	1362 mW 25°C; derate molded package	Delay from Disable Inputs to High Impedance State (from Legical "1" Level) (	

### Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions Unisolged month of			Min	Тур	Max	Units
V <sub>IH</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = Min		2.0	Benne	es	V	
V <sub>IL an</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = Min		dgiH mon) ley	aJ "1"	teoigo_l	0.8	٧
V <sub>OH</sub>	Logical "1" Output Voltage	DS7831/DS7832		$I_0 = -40 \text{ mA}$	1.8	2.3	mi	٧
			W - Min 8	10 = -2 mA	2.4	2.7	9	OHV
ns	18 27	DS8831/DS8832	V <sub>CC</sub> = Min	$I_{O} = -40  \text{mA}$	1.8	2.5	O3 est	V
"egnsR	ad. Except for "Operating Temperature	pframeug ed fonnep ediy	ib off to ytable art (fair	$I_{O} = -5.2  \text{mA}$	2.4	2.9	sid stuloedA":1	stoV
VOL	Logical "0" Output Voltage	DS7831/DS7832	al these limits. The ta	I <sub>O</sub> = 40 mA	eb erti i	0.29	0.50	VeV
	e DS7831 and DS7832 and across ti	tt vot egnar andaragmat	the -55°C to +125°C	I <sub>O</sub> = 32 mA	alm boil	vise speci	0.40	Vete
de nwork soules IIA hefon selvere flown as	DS8831/DS8832	V <sub>CC</sub> = Min A roll	I <sub>O</sub> = 40 mA	vode eni	0.29	0.50	Vote	
			nervis de harrante	I <sub>O</sub> = 32 mA	siss.	d oulay st	0.40	V
I <sub>IH</sub>	Logical "1" Input Current	V <sub>CC</sub> = Max	DS7831/DS7832	$V_{1N} = 5.5V$	o quis		1	mA
			DS8831/DS8832	11041	6190	40	μΑ	
ILett to	Logical "0" Input Current	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.4V			gie-en gie-en	-1.0	-1.6	mA
IOD II	Output Disable Current	V <sub>CC</sub> = Max, V <sub>O</sub> =	2.4V or 0.4V	d apply logical "C"s	-40	ance m	reqm40 of lar	μΑ
ISCOMME	Output Short Circuit Current	V <sub>CC</sub> = Max, (Note	4) -01 1600	Control inplus. 7	-40	-100	-120	mA
Icc Villa	Supply Current alaborate lam	V <sub>CC</sub> = Max in TRI	-STATE	and outputs.	wqni n	65	100090 M 110	mA
V <sub>CLI</sub>	Input Diode Clamp Voltage	V <sub>CC</sub> = 5.0V, T <sub>A</sub> =	$= 25^{\circ}\text{C}, I_{\text{IN}} = -12$	mA sel to worse base	merell soin o	dual dead	1.5	V
V <sub>CLO</sub>	Output Diode Clamp Voltage	V <sub>CC</sub> = 5.0V, vo T <sub>A</sub> = 25°C		DS7831/DS8831 DS7832/DS8832	sing\sing	itraretti	0 edit of "1" -1.5	çal Puts
of "0"	the transition from the logical	rity especially durin	I <sub>OUT</sub> = 12 mA	DS7831/DS8831	de eler	A chan	V <sub>CC</sub> + 1.5	V

lew impedance outputs. Since the logical "1" output current from the selected device is 100 times that of a conventional able to supply that leakage current for several hundred other DS7031/DS8031's, DS7032/DS8032's and atill have available drive for the bus line (Figure 3).

In this mode the signals applied to the resulting inputs will pass non-inverted on the Ag and Bg outguts and inverted on the A<sub>1</sub> and B<sub>1</sub> outputs.

directly to outputs of other DS7831/DS6831's, DS7832/ OS8832's (Figure 1), all devices except one must be placed

### Switching Characteristics TA = 25°C, VCC = 5V, unless otherwise noted A MANAGEM CALL DECK

Symbol	Parameter Parameter	Conditions	Min	Тур	Max	Units
t <sub>pd0</sub>	Propagation Delay to a Logical "0" from Inputs A1, A2, B1, B2 Differential Single-ended Mode Control to Outputs	spoifications. 7V 5.5V 5.5V	lilty and	13	25	V Vlacus ns toV luqui V tuatuo
t <sub>pd1</sub>	Propagation Delay to a Logical "1" from Inputs A1, A2, B1, B2 Differential Single-ended Mode Control to Outputs	-86°C to +150°C 280°C -1433 mW	80c.) 28°C	agnañ a holden al spatton* al	8) on 15 lead	
t <sub>1H</sub>	Delay from Disable Inputs to High Impedance State (from Logical "1" Level)	(See Figures 4 and 5)	ve 26°C; or	oda O"\lama.	12	eblaM ns
toH	Delay from Disable Inputs to High Impedance State (from Logical "0" Level)	(Notes 2 and 3) Condition	solieh	14	22	ns
tн1 8.0	Propagation Delay from Disable Inputs to Logical "1" Level (from High Impedance State)	min = Min =	Vec	stic 14 ugo	22	ns
t <sub>H0</sub>	Propagation Delay from Disable Inputs to Logical "0" Level (from High Impedance State)	V <sub>OC</sub> = Mic	80	18	27	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS7831 and DS7832 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS8831 and DS8832. All typical values are for  $T_{A} = 25^{\circ}$ C and  $V_{CC} = 5V$ .

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltage referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Applies for T<sub>A</sub> = 125°C only. Only one output should be shorted at a time.

### **Mode of Operation**

To operate as a quad single-ended line driver apply logical "0"s to the output disable pins (to keep the outputs in the normal low impedance mode) and apply logical "0"s to both Differential/Single-ended Mode Control inputs. All four channels will then operate independently and no signal inversion will occur between inputs and outputs.

To operate as a dual differential line driver apply logical "0"s to the Output Disable pins and apply at least one logical "1" to the Differential/Single-ended Mode Control in-

The inputs to the A channels should be connected together and the inputs to the B channels should be connected together.

In this mode the signals applied to the resulting inputs will pass non-inverted on the  $A_2$  and  $B_2$  outputs and inverted on the  $A_1$  and  $B_1$  outputs.


When operating in a bus-organized system with outputs tied directly to outputs of other DS7831/DS8831's, DS7832/DS8832's (Figure 1), all devices except one must be placed

in the "high impedance" state. This is accomplished by ensuring that a logical "1" is applied to at least one of the Output Disable pins of each device which is to be in the "high impedance" state. A NOR gate was purposely chosen for this function since it is possible with only two DM5442/DM7442, BCD-to-decimal decoders, to decode as many as 100 DS7831/DS8831's, DS7832/DS8832's (Figure 2).

The unique device whose Disable inputs receive two logical "0" levels assumes the normal low impedance output state, providing good capacitive drive capability and waveform integrity especially during the transition from the logical "0" to logical "1" state. The other outputs—in the high impedance state—take only a small amount of leakage current from the low impedance outputs. Since the logical "1" output current from the selected device is 100 times that of a conventional Series 54/74 device (40 mA vs. 400  $\mu$ A), the output is easily able to supply that leakage current for several hundred other DS7831/DS8831's, DS7832/DS8832's and still have available drive for the bus line (Figure 3).








#### **Typical Performance Characteristics Propagation Delay from Input Propagation Delay from Input Propagation Delay from Input** to Output (Channel 2) to Output (Channel 1) to Output (Channel 1) V<sub>CC</sub> = 5.0V Vcc = 5.0V Vcc = 5.0V DIFFERENTIAL/SINGLE ENDED MODE DIFFERENTIAL/SINGLE-ENDED MODE PROPAGATION DELAY (ms) CONTROL INPUTS AT LOGICAL "1" AGATION DELAY (ns) CONTROL INPUTS AT LOGICAL "O" PROPAGATION DELAY 20 20 20 15 15 Obq3 10 -75 -50 -25 0 25 50 -75 -50 -25 0 75 100 125 25 50 -75 -50 -25 0 25 50 75 100 125 TEMPERATURE (°C) TEMPERATURE (°C) TEMPERATURE (°C) **Delay from Disable to High Delay from Disable to Low Propagation Delay vs Load Impedance State Impedance State** Capacitance Vcc = 5.0V Vcc = 5.0V 25 25 PROPAGATION DELAY 20 DELAY (ms) DELAY ( 15 t<sub>1H</sub> -75 -50 -25 0 25 50 75 10,000 -75 -50 -25 0 25 50 75 100 125 TEMPERATURE (°C) TEMPERATURE (°C) CL (pF) **Total Supply Current vs** Logical "1" Output Voltage Logical "0" Output Voltage Frequency vs Source Current vs Sink Current 70 Vcc = 5.0V TA = 25°C ALL CHANNELS SWITCHING 50 3 3 -55°C 2 125°C 30 0.1 10 .01 0 40 80 120 0 40 60 100 lour (mA) f (MHz) IOUT (mA) **Propagation Delay in IOUT VS VOUT High** Impedance Output State **Differential Mode** DS7831 Vcc = 5.0V 125°C +20 25°C DELAY (ms) -55°C 15 -55°C -20 25°C tod 1 125°C -2 2 6 -50 50 100 TEMPERATURE (°C) Vout (V)


TL/F/5800-5




### **Switching Time Waveforms**




Amplitude = 3.0V Frequency = 1.0 MHz, 50% duty cycle  $t_r = t_f \le ns (10\% to 90\%)$ 






TL/F/5800-6



TL/F/5800-8 FIGURE 4

DS7831/ DS8831

11JF/5800-9





## Section 7 Contents

	S1603/DS2602 TRI-STATE Dual Receivers
	S1652/DS3650/DS3652 Quad Differential Line Receivers
	S55107/DS75107/DS75108/DS75208 Dual Line Receivers
7-22	S55115/D875115 Oual Differential Line Receivers
7-27	S55122 Triple Line Receiver
	S75124 Triple Line Receiver
	S75129 Eight-Channel Line Receiver
	S7820/DS8820 Dual Line Receivers
	Section 7 not line Receiver
7-46	S9622 Dual Line Receiver

# General Purpose Receivers



### **Section 7 Contents**

DS1603/DS3603 TRI-STATE Dual Receivers	7-3
DS1652/DS3650/DS3652 Quad Differential Line Receivers	7-7
DS55107/DS75107/DS75108/DS75208 Dual Line Receivers	7-15
DS55115/DS75115 Dual Differential Line Receivers	7-22
DS55122 Triple Line Receiver	7-27
DS75124 Triple Line Receiver	7-30
DS75129 Eight-Channel Line Receiver	7-33
DS7820/DS8820 Dual Line Receivers	7-37
DS7820A/DS8820A Dual Line Receivers	7-41
DS9622 Dual Line Receiver	7-46

General Purpose Receivers

## DS1603/DS3603 TRI-STATE® Dual Receivers

### General Description special vives elsed

The DS1603/DS3603 are dual differential TRI-STATE line receivers designed for a broad range of system applications. They feature a high input impedance and low input current which reduces the loading effects on a digital transmission line, making them ideal for use in party line systems and general purpose applications like transducer preamplifiers, level translators and comparators.

.ead Temperature (Soldering, 4 sec)

The receivers feature a  $\pm 25$  mV input sensitivity specified over a  $\pm 3\text{V}$  common mode range. Input protection diodes are incorporated in series with the collectors of the differential stage. These diodes are useful in applications that have multiple  $\text{V}_{\text{CC}}+$  supplies or  $\text{V}_{\text{CC}}+$  supplies that are turned off thus avoiding signal clamping. In addition, TTL compatible strobe and control lines are provide for flexibility in the application.


The DS1603/DS3603 are pin compatible with the DS75107, DS75108 and DS75208 series of dual line receivers.

Common Mode Input Voltage

Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

#### **Features**

- Diode protected input stage for power "OFF" condition
- 17 ns typ high speed
- TTL compatible
- ±25 mV input sensitivity
- ±3V input common-mode range
- High-input inpedance with normal V<sub>CC</sub>, or V<sub>CC</sub> = 0V
- Strobes for channel selection
- TRI-STATE outputs for high speed buses



Highs 3: All current into device pins shown as positive, out of device pins as negative, all vallages or offerenced to ground unless otherwise noted. All values show

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}^+$ ) 7V Supply Voltage ( $V_{CC}^-$ ) -7V Differential Input Voltage  $\pm 6$ V Common Mode Input Voltage  $\pm 5$ V Strobe Input Voltage 5.5V

Storage Temperature Range -65°C to +150°C

Maximum Power Dissipation\* at 25°C

Cavity Package 1308 mW

Molded Package 1207 mW

Lead Temperature (Soldering, 4 sec) 260°C

\*Derate cavity package 8.7 mW/°C above 25°C; derate molded package

receivers designed for a broad range of system applica

**Operating Conditions** 

	tures	DS1603	sal langio s no al	DS3603			
sul stage for power "CFF" condition	Min 10 eb	Nom	Max	Min	Nom	Max	
Supply Voltage V <sub>CC</sub> +	4.5V	5V	5.5V	4.75	5V	5.25V	
Supply Voltage V <sub>CC</sub> <sup>-</sup>	-4.5V	-5V	-5.5V	-4.75	-5V	-5.25V	
Operating Temperature Range	-55°Cn V	to	+125°C	0°C	to	+70°C	

9.7 mW/°C above 25°C.

## Electrical Characteristics T<sub>MIN</sub> ≤ T<sub>A</sub> ≤ T<sub>MAX</sub> (Notes 2, 3) The selection of the selecti

Symbol	Parameter	Conditions wall to abluous	Min	Тур	B Max	Units
Iн	High Level Input Current into 1A, 1B, 2A or 2B	$V_{CC}^{+} = Max, V_{CC}^{-} = Max,$ $V_{ID} = 0.5V, V_{IC} = -3V \text{ to } 3V$		30	75	μΑ
I <sub>IL</sub>	Low Level Input Current into 1A, 1B, 2A or 2B	$V_{CC}^{+} = Max, V_{CC}^{-} = Max,$ $V_{ID} = -2V, V_{IC} = -3V \text{ to } 3V$	agran	d noil	-10	μΑ
liH	High Level Input Current	$V_{CC}^+ = Max$ $V_{IH(S)} = 2.4V$			40	μΑ
	into 1G, 2G or D	$V_{CC}^- = Max$ $V_{IH(S)} = Max V_{CC}^+$	1		1	mA
I <sub>IL</sub>	Low Level Input Current into D	$V_{CC}^{+} = Max, V_{CC}^{-} = Max,$ $V_{IL(D)} = 0.4V$			-1.6	mA
IIL	Low Level Input Current	$V_{CC}^+ = Max$ , $V_{IH(D)} = 2V$	1		-40	μΑ
	into 1G or 2G	$V_{CC}^- = Max,$ $V_{IL(G)} = 0.4V$ $V_{IL(D)} = 0.8V$			-1.6	mA
V <sub>OH</sub>	High Level Output Voltage	$V_{CC}^{+} = Min, V_{CC}^{-} = Min,$ $I_{LOAD} = -2 \text{ mA}, V_{ID} = 25 \text{ mV},$ $V_{IL(D)} = 0.8V, V_{IC} = -3V \text{ to } 3V$	2.4			٧
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC}^{+} = Min, V_{CC}^{-} = Min,$ $I_{SINK} = 16 \text{ mA}, V_{ID} = -25 \text{ mV},$ $V_{IL(D)} = 0.8V, V_{IC} = -3V \text{ to } 3V$			0.4	V
I <sub>OD</sub>	Output Disable Current	$V_{CC}^+ = Max$ , $V_{OUT} = 2.4V$	res <sup>3</sup>		40	μΑ
	cho zuna	V <sub>CC</sub> = Max, V <sub>IH(D)</sub> = 2V	181		-40	μΑ
los	Short Circuit Output Current	$V_{CC}^+ = Max, V_{CC}^- = Max,$ $V_{IL(D)} = 0.8V \text{ (Note 4)}$	-18		-70	mA
Icch <sup>+</sup>	High Logic Level Supply Current from V <sub>CC</sub> +	$V_{CC}^+ = Max, V_{CC}^- = Max,$ $V_{ID} = 25 \text{ mV}, T_A = 25^{\circ}\text{C}$	to special	28	40	mA
Icch-	High Logic Level Supply Current from V <sub>CC</sub> <sup>-</sup>	$V_{CC}^{+} = Max, V_{CC}^{-} = Max,$ $V_{ID} = 25 \text{ mV}, T_A = 25^{\circ}C$		-8.4	-15	mA
VI	Input Clamp Voltage on G or D	$V_{CC}^{+} = Min, V_{CC}^{-} = Min,$ $I_{IN} = -12 \text{ mA}, T_A = 25^{\circ}\text{C}$		-1	-1.5	V

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS1603 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS3603. All typical values are for  $T_A = 25^{\circ}$ C and  $V_{CC} = 5V$ .


Note 3: All current into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
<sup>t</sup> PLH(D)	Propagation Delay Time, Low-to- High Level, from Differential Inputs A and B to Output	$R_L = 390\Omega$ , $C_L = 50$ pF, (Note 1)		17	25	ns
<sup>t</sup> PHL(D)	Propagation Delay Time, High-to- Low Level, from Differential Inputs A and B to Output	$R_L = 390\Omega$ , $C_L = 50$ pF, (Note 1)		17	25	ns
<sup>t</sup> PLH(S)	Propagation Delay Time, Low-to- High Level, from Strobe Input G to Output	$R_L = 390\Omega, C_L = 50pF$	5	10	15	ns
<sup>t</sup> PHL(S)	Propagation Delay Time, High-to- Low Level, from Strobe Input G to Output	$R_L = 390\Omega$ , $C_L = 50 pF$		8	15	ns
t <sub>1H</sub>	Disable Low-to-High to Output High to Off	$R_L = 390\Omega$ , $C_L = 5 pF$		San Speed	20	ns
tон	Disable Low-to-High to Output Low to Off	$R_L = 390\Omega$ , $C_L = 5 pF$	Description of the second		30	ns
t <sub>H1</sub>	Disable High-to-Low to Output Off to High	$R_L = 1k \text{ to 0V}, C_L = 50 \text{ pF}$	The second second		25	ns
t <sub>HO</sub>	Disable High-to-Low to Output Off to Low	$R_L = 390\Omega$ , $C_L = 50 pF$	1		25	ns

Note 1: Differential input is +100 mV to -100 mV pulse. Delays read from 0 mV on input to 1.5V on output.

### Typical Application



TL/F/5781-6

## DS1652/DS3650/DS3652 **Quad Differential Line Receivers**

### **General Description**

The DS3650 and DS1652/DS3652 are TTL compatible quad high speed circuits intended primarily for line receiver applications. Switching speeds have been enhanced over conventional line receivers by the use of Schottky technology, and TRI-STATE® strobing is incorporated offering a high impedance output state for bussed organizations.

The DS3650 has active pull-up outputs and offers a TRI-STATE strobe, while the DS1652/DS3652 offers open collector outputs providing implied "AND" operation.

The DS1652/DS3652 can be used for address decoding as illustrated below. All outputs of the DS1652/DS3652 are tied together through a common resistor to 5V. In this con-

figuration, the DS1652/DS3652 provides the "AND" function. All addresses have to be true before the output will go high. This scheme eliminates the need for an "AND" gate and enhances speed throughput for address decoding.

### **Features**


- High speed
- TTL compatible
- Input sensitivity = ±25 mV

- TRI-STATE outputs for high speed busses
- Standard supply voltages

■ Pin and function compatible with MC3450 and MC3452

### **Connection Diagram**

#### **Dual-In-Line Package**



**Top View** 

TL/F/5782-1

Order Number DS3650M, DS3652M or DS3650N See NS Package Number M16A or N16A

For Complete Military 883 Specifications, see RETS Data Sheet.

> Order Number DS1652J See NS Package Number J16A

### **Truth Table**


		Ou	tput
Ob Input	Strobe	DS3650	DS1652/ DS3652
$V_D \ge 25 \text{ mV}$	L	Н	Open
	Н	Open	Open
$-25~\text{mV} \le V_{\text{ID}} \le 25~\text{mV}$	L	X	X
	Н	Open	Open
$V_{\text{ID}} \leq -25 \text{ mV}$	L	L	L
	Н	Open	Open

L = Low Logic State Open = TRI-STATE


H = High Logic State X = Indeterminate State

### **Typical Applications**

#### Implied "AND" Gating



#### Wired "OR" Data Selecting Using TRI-STATE Logic



Absolute Maximum Ratings of Military/Aerospace specified devices at please contact the National Semicondo Office/Distributors for availability and specified.	re required, uctor Sales
Power Supply Voltages	
Vcc	+7.0 V <sub>DC</sub>
V <sub>EE</sub>	-7.0 V <sub>DC</sub>
Differential-Mode Input Signal Voltage	62 9 23 34
Range, V <sub>IDR</sub>	±6.0 V <sub>DC</sub>
Common-Mode Input Voltage Range, VICR	±5.0 V <sub>DC</sub>
Strobe Input Voltage, V <sub>I(S)</sub>	5.5 V <sub>DC</sub>
Storage Temperature Range -65°	C to + 150°C
Lead Temperature (Soldering, 4 seconds)	nado 260°C
Maximum Power Dissipation* at 25°C	
	1509 mW
Molded DIP Package	1476 mW
SO Package eldirsqr	1051 mW
*Derate cavity package 10.1 mW/°C above 25°C; derate m age 11.8 mW/°C above 25°C; derate SO package 8.41 mW	

<b>Operating Condit</b>	tions	ANT	
FF2 FF	Min	Max	Units
Supply Voltage, VCC	onooims		
DS1652	4.5	5.5	VDC
DS3650, DS3652	4.75	5.25	VDC
Supply Voltage, VEE	CILLY 19	COLC	-8
DS1652	-4.5	-5.5	VDC
DS3650, DS3652	-4.75	-5.25	VDC
Operating Temperature, TA	Dogard	forered	63
DS1652	-55	+125	°C
DS3650, DS3652	and one	+70	°C
Output Load Current, IOL	Sed Circuits	16	mA
Differential-Mode Input	lina ranelyae		
Voltage Range, VIDR	-5.0	+5.0	VDC
Common-Mode Input			
Voltage Range, VICR			
Input Voltage Range			
Input to GND, VIR			
be used for address decoding	OS3652 car		ar I

illustrated below. All outputs of the DS1862/DS3652 are tied together through a common resistor to 5V. In this con-

H

L = Low Logic State Opan = TRI-STATE

4640

## Electrical Characteristics

(V<sub>CC</sub> = 5.0 V<sub>DC</sub>, V<sub>EE</sub> = -5.0 V<sub>DC</sub>, Min  $\leq$  T<sub>A</sub>  $\leq$  Max, unless otherwise noted) (Notes 2 and 3)

Symbol	Parameter	Condi	tions	Min	Тур	Max	Units
V <sub>IS</sub>	Input Sensitivity, (Note 5) (Common-Mode Voltage Range = -3V ≤ V <sub>IN</sub> ≤ 3V)	$\begin{aligned} & \text{Min} \leq \text{V}_{\text{CC}} \leq \text{Max} \\ & \text{Min} \geq \text{V}_{\text{EE}} \geq \text{Max} \end{aligned}$	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	8700 8304 ct 24	8 H(-	± 25.0	mV
I <sub>IH(I)</sub>	High Level Input Current to Receiver Input	(Figure 5)	∀' Å-	Å L	A.	75	μА
I <sub>IL(I)</sub>	Low Level Input Current to Receiver Input	(Figure 6)		T E	3	-10	μΑ
I <sub>IH(S)</sub>	High Level Input Current to Strobe Input	(Figure 3)	$V_{IH(S)} = 2.4V,$ DS1652	A V	4	100	μΑ
TOTAL	1020120 0 0 1 20	41	V <sub>IH(S)</sub> = 2.4V, DS3650, DS3652	HI A 100	A Silve	40	μΑ
	è .	1.75/2/37-1	$V_{IH(S)} = V_{CC}$	COT		1	mA
I <sub>IL</sub> (S)	Low Level Input Current to Strobe Input	BSON A	$V_{IH(S)} = 0.4V$	okage Nu	Numbe e NS Pa	7.6 – 1.6	mA
VOH	High Level Output Voltage	(Figure 1)	DS3650	2.4	a date of	10.3	V
ICEX	High Level Output Leakage Current	(Figure 1)	DS1652, DS3652	der Num	0	250	μΑ
VoL Low Level Output Volta	Low Level Output Voltage	(Figure 1)	DS3650, DS3652	S Packeg	286 1	0.45	V
			DS1652		able	0.50	v
los	Short-Circuit Output Current (Note 4)	(Figure 4)	DS3650	-18		-70	mA
	Output Disable Leakage Current	(Figure 7) \Q28120	DS3650 9don	8	iggs	40	μА



neqC

### **Electrical Characteristics**

 $(V_{CC} = 5.0 \text{ V}_{DC}, V_{EE} = -5.0 \text{ V}_{DC}, \text{Min} \leq T_A \leq \text{Max}, \text{unless otherwise noted)}$  (Notes 2 and 3) (Continued)

Symbol	Parameter	C	conditions	Min	Тур	Max	Units
Іссн	High Logic Level Supply Current from V <sub>CC</sub>	(Figure 2)			45	60	mA
IEEH	High Logic Level Supply Current from V <sub>EE</sub>	(Figure 2)	0		-17	-30	mA

Electrical Characteristic Test Circuits

FIGURE 2. Icon and least

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the 0°C to +70°C range for the DS3650, DS3652 and the -55°C to +125°C range for the DS1652. All typical values are for  $T_A = 25$ °C,  $V_{CC} = 5V$  and  $V_{EE} = -5V$ .

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


Note 4: Only one output at a time should be shorted.

Note 5: A parameter which is of primary concern when designing with line receivers is, what is the minimum differential input voltage required as the receiver input terminals to guarantee a given output logic state. This parameter is commonly referred to as threshold voltage. It is well known that design considerations of threshold voltage are plaqued by input offset currents, bias currents, network source resistances, and voltage gain. As a design convenience, the DS1652 and the DS3650, DS3652 are specified to a parameter called input sensitivity (V<sub>1S</sub>). This parameter takes into consideration input offset currents and guarantees a minimum input differential voltage to cause a given output logic state with respect to a maximum source impedance of 2000 at each input.

### Switching Characteristics ( $V_{CC} = 5 V_{DC}$ , $V_{EE} = -5 V_{DC}$ , $T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Units
t <sub>PHL(D)</sub>	High-to-Low Logic Level Propagation Delay Time (Differential Inputs)	088888	DS3650 DS1652/DS3652	352/ 662	21	25 25	ns
t <sub>PLH(D)</sub>	Low-to-High Logic Level Propagation Delay Time (Differential Inputs)	(Figure 8)	DS3650 DS1652/DS3652		20	25 25	ns
t <sub>POH(S)</sub>	TRI-STATE to High Logic Level Propagation Delay Time (Strobe)	V	DS3650	- V018	16	21	ns
t <sub>PHO(S)</sub>	High Logic Level to TRI-STATE Propagation Delay Time (Strobe)	(Figure 9)	DS3650 V0.8-	V0.	8-7	Va\18	ns
t <sub>POL(S)</sub>	TRI-STATE to Low Logic Level Propagation Delay Time (Strobe)		DS3650	CHE MIO	19	27	ns
t <sub>PLO(S)</sub>	Low Logic Level to TRI-STATE Propagation Delay Time (Strobe)		DS3650		14	29	ns
t <sub>PHL</sub> (S)	High-to-Low Logic Level Propagation Delay Time (Strobe)	- (Figure 10)	DS1652/DS3652	01	16	25	ns
t <sub>PLH(S)</sub>	Low-to-High Logic Level Propagation Delay Time (Strobe)		DS1652/DS3652	021	13	25	ns

### **Electrical Characteristic Test Circuits**



Electrical Characteristics

Symbol

Units	Min TypV Max		1	Conditions2		V3		1978 arameter	
an an	DS3650	DS1652/ DS3652	DS3650	DS1652/ DS3652	DS3650	DS1652/ DS3652	DS3650	DS1652/ DS3652	(dulika)
V <sub>OH</sub>	+2.975V -3.0V	20	+3.0V -2.975V	DS3650	+3.0V GND	ropagation route)	GND -3.0V	Low-to-High	-0.4 mA -0.4 mA
ICEX	21	+2.975V -3.0V	Scoren	+3.0V -2.975V		+3.0V GND	o High Logic	GND -3.0V	(S)HOst
Vol	+3.0V -2.975V	+3.0V -2.975V	+2.975V -3.0V	+2.975V	GND -3.0V	GND -3.0V	+3.0V GND	+3.0V GND	+ 16 mA + 16 mA

Switching Characteristics (voc = \$ Voc, Ver = -5 Voc, TA = 25°C unless otherwise noted)

Channel A shown under test. Other channels are tested similarly.

an

FIGURE 1. ICEX, VOH and VOL





FIGURE 2. I<sub>CCH</sub> and I<sub>EEH</sub>

FIGURE 3. I<sub>IH(S)</sub> and I<sub>IL(S)</sub>

TRI-STATE to Low Logic Level

## Electrical Characteristic Test Circuits (Continued) 2011 1311 W2 bns atturned test OA



TL/F/5782-7

URE & Receiver Propagation Dealy to LH(D) and to HL(D)

Note: Channel A shown under test, other channels are tested similiarly. Only one output shorted at a time.

FIGURE 4. IOS

TL/F/5782-8

Note: Channel A(-) shown under test, other channels are tested similarly. Devices are tested with V1 from 3V to -3V.

FIGURE 5. I<sub>IH</sub> 107 later 19 08 = 10





FIGURE 6. IIL

TL/F/5782-9



TL/F/5782-10

Note: Channel A(-) shown under test, other channels are tested similarly, Devices are tested with V1 from 3V to -3V.

Note: Output of Channel A shown under test, other outputs are tested similarly, Devices are tested with V1 from 3V to -3V.


FIGURE 7. IOFF

	1	second AE
C DUPMENT WAS TO		A0
	p	5V - V0 /
	1	
	as of	03
Mention of the Contract of the	and	

	i'V	V2	18	52	
	Vm:001			Closed	
(S)TOd <sub>3</sub>				neqO .	
(8)OH9 <sup>†</sup>	CIND	100 mV	Closed		
		100 mV	Open	Closed	

FIGURE 9. Strobe Propagation Dalay (pLots), (policy), (phots) and (policy)


### AC Test Circuits and Switching Time Waveforms of olderstoared Isolated



Note: Output of Channel B shown under test, other channels are tested similarly.

- S1 at "A" for DS1652/DS3652
- S1 at "B" for DS1650/DS3650
- $C_l = 15 \text{ pF total for DS1652/DS3652}$
- $C_{\rm I} = 50$  pF total for DS1650/DS3650

FIGURE 8. Receiver Propagation Dealy tpLH(D) and tpHL(D)




	V1	V2	S1	S2	CL
t <sub>PLO(S)</sub>	100 mV	GND	Closed	Closed	15 pF
t <sub>POL(S)</sub>	100 mV	GND	Closed	Open	50 pF
t <sub>PHO(S)</sub>	GND	100 mV	Closed	Closed	15 pF
t <sub>POH(S)</sub>	GND	100 mV	Open	Closed	50 pF

C<sub>L</sub> includes jig and probe capacitance.

 $E_{IN}$  waveform characteristics:  $t_{TLH}$  and  $t_{THL} \le 10$  ns measured 10% to 90%


PRR = 1 MHz

Duty Cycle = 50%




Note: Channel A shown under test, other channels are tested similarly. Only


TL/F/5782-16



TL/F/5782-17

FIGURE 9. Strobe Propagation Delay t<sub>PLO(S)</sub>, t<sub>POL(S)</sub>, t<sub>PHO(S)</sub> and t<sub>POH(S)</sub>







# DS55107/DS75107/DS75108/DS75208 Dual Line Receivers

#### **General Description**

The products described herein are TTL compatible dual high speed circuits intended for sensing in a broad range of system applications. While the primary usage will be for line receivers of MOS sensing, any of the products may effectively be used as voltage comparators, level translators, window detectors, transducer preamplifiers, and in other sensing applications. As digital line receivers the products are applicable with the SN55109/SN75109 and  $\mu$ A75110/DS75110 companion drivers, or may be used in other balanced or unbalanced party-line data transmission systems. The improved input sensitivity and delay specifications of the DS75208 make it ideal for sensing high performance MOS memories as well as high sensitivity line receivers and voltage comparators.

Input protection diodes are incorporated in series with the collectors of the differential input stage. These diodes are

useful in certain applications that have multiple  $V_{CC}+$  supplies or  $V_{CC}+$  supplies that are turned off.


Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required.

#### **Features**

- Diode protected input stage for power "OFF" condition
- 17 ns typ high speed
- TTL compatible
- ±10 mV or ±25 mV input sensitivity
- ±3V input common-mode range
- High input impedance with normal V<sub>CC</sub>, or V<sub>CC</sub> = 0V
- Strobes for channel selection
- Dual circuits
- Sensitivity gntd. over full common-mode range
- Logic input clamp diodes—meets both "A" and "B" version specifications
- ±5V standard supply voltages

#### **Connection Diagram**



Order Number DS55107J, DS75107J, DS75107M, DS75107N, DS75107AM, DS75107AN, DS75108M, DS75108N, DS75208J or DS75208N

See NS Package Number J14A, M14A or N14A

For Complete Military 883 Specifications, see RETS Datasheet. Order Number DS55107AJ/883

See NS Package Number J14A

#### **Selection Guide**

8.1-

Temperature → Package →	A CONTRACTOR OF THE PROPERTY O		$0^{\circ}$ C $\leq$ T <sub>A</sub> $\leq$ +70°C Cavity or Molded Dip				
Input Sensitivity → Output Logic ↓	0.08 = 1 Am St -	± 25 mV	± 10 mV				
TTL Active Pull-Up TTL Open Collector	DS55107	DS75107 DS75108	DS75208				

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V <sub>CC</sub> +	V70catacav
Supply Voltage, V <sub>CC</sub> <sup>-</sup>	-7V
Differential Input Voltage	±6V
Common Mode Input Voltage	±5V

Strobe Input Voltage

Storage Temperature Range -65°C to +150°C

Cavity Package Molded Package

Lead Temperature (Soldering, 4 sec) 260°C \*Derate cavity package 8.7 mW/°C above 25°C; derate molded package 9.7

General Description

Maximum Power Dissipation\* at 25°C

mW/°C above 25°C.

#### **Operating Conditions**

es that are turned off.	NOOT Suppli	DS55107	g in a broad rang usage will be for	SO le the primary	DS75107, 75108, DS75	208 feve
out stage for power "OFF" condition	Min	Nom and	alens Max al an	itage niM parete	Nome :	d vie Max
Supply Voltage V <sub>CC</sub> +	4.5V	5V 1900	5.5V	4.75V	deteVers, in	woon5.25V
Supply Voltage V <sub>CC</sub>	-4.5V	-5V	-5.5V	-4.75V	-5V	-5.25V
Operating Temperature Range	-55°C	to ded	190 + 125°C	driver 0°0r may	noinstones 0	+70°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device

Note 2. Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DS55107 and across the 0°C to +70°C range for the DS75107, DS75108 and DS75208. All typical values are for TA = 25°C and VCC = 5V.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

## DS55107/DS75107, DS75108

**Electrical Characteristics**  $T_{MIN} \le T_A \le T_{MAX}$  (Notes 2, 3)

Symbol	Parameter	Speciage on L. Condition	ns	Min	Тур	Max	Units
I <sub>IH</sub>	High Level Input Current into A1, B1, A2 or B2	$V_{CC+} = Max$ , $V_{CC-} = Max$ , $V_{ID} = 0.5V$ , $V_{IC} = -3V$ to $3V$			30	75	μА
IIL	Low Level Input Current into A1, B1, A2 or B2	$V_{CC+} = Max$ , $V_{CC-} = Max$ , $V_{ID} = -2V$ , $V_{IC} = -3V$ to $3V$	E11 - 211 - 2			-10	μА
I <sub>IH</sub>	High Level Input Current	V <sub>CC+</sub> = Max,	$V_{IH(S)} = 2.4V$			40	μΑ
-	into G1 or G2	V <sub>CC</sub> = Max	V <sub>IH(S)</sub> Max V <sub>CC+</sub>			1	mA
I <sub>IL</sub>	Low Level Input Current into G1 or G2	$V_{CC+} = Max, V_{CC-} = Max,$ $V_{IL(S)} = 0.4V$	L(S) = 0.4V			-1.6	mA
I <sub>IH</sub>	High Level Input Current into S	V <sub>CC+</sub> = Max,	V <sub>IH(S)</sub> = 2.4V			80	μΑ
		$V_{CC-} = Max$	V <sub>IH(S)</sub> = Max V <sub>CC+</sub>			2	mA
I <sub>IL</sub>	Low Level Input Current into S	$V_{\text{CC}+} = \text{Max}, V_{\text{CC}-} = \text{Max},$ $V_{\text{IL(S)}} = 0.4\text{V}$				-3.2	mA
V <sub>OH</sub>	High Level Output Voltage	$V_{CC+} = Min, V_{CC-} = Min,$ $I_{LOAD} = -400 \ \mu A, V_{ID} = 25 \ mV,$ $V_{IC} = -3V \ to \ 3V, (Note \ 3)$		2.4			V
V <sub>OL</sub>	Low Level Output Voltage	$I_{SINK} = 16 \text{ mA}, V_{ID} = -25 \text{ m}$	$V_{CC+} = Min, V_{CC-} = Min,$ $SINK = 16 \text{ mA, } V_{ID} = -25 \text{ mV,}$ $V_{IC} = -3 \text{V to 3V}$			0.4	V
ГОН	High Level Output Current (12)	V <sub>CC+</sub> = Min, V <sub>CC-</sub> = Min V <sub>OH</sub> = Max V <sub>CC+</sub> , (Note 4)	For Complete Militia			250	μА
los	Short Circuit Output Current	$V_{CC+} = Max, V_{CC-} = Max,$ (Notes 2 and 3)	88	-18		-70	mA
ICCH+	High Logic Level Supply Current from V <sub>CC</sub>	$V_{CC+} = Max, V_{CC-} = Max,$ $V_{ID} = 25 \text{ mV}, T_A = 25^{\circ}\text{C}$	le	Guid	18	9308	mA
ICCH-	High Logic Level Supply Current from V <sub>CC</sub>	$V_{CC+} = Max, V_{CC-} = Max,$ $V_{ID} = 25 \text{ mV}, T_A = 25^{\circ}\text{C}$	Temperature> Package>		-8.4	-15	mA
VI	Input Clamp Voltage on G or S	$V_{CC+} = Min, V_{CG-} = Min,$ $I_{IN} = -12 \text{ mA}, T_A = 25^{\circ}\text{C}$	Input Sensitivity -> Output Loole 1		-1	-1.5	٧
	5107	DS65107 DS78	TTL Active Pull-Up				

Voltage Wayeforms

Switching Characteristics V <sub>CC+</sub> = 5V, V <sub>CC-</sub> = -5V, T <sub>A</sub> = 25°C	Switching Characteristic
--	--------------------------

Symbol	Parameter Parameter	encitions Conditions	Min	Тур	Max	Units
t <sub>PLH(D)</sub>	Propagation Delay Time, Low to	$R_L = 390\Omega, C_L = 50 pF,$	(Note 3)	ed no17gs	25	(C) ns
Su	High Level, from Differential Inputs A and B to Output	(Note 1)	(Note 4)	Leph, from	25	ns
t <sub>PHL(D)</sub>	Propagation Delay Time, High to	$R_L = 390\Omega, C_L = 50 pF,$	(Note 3)	17	25	ns
an I	Low Level, from Differential Inputs A and B to Output	(Note 1)	(Note 4)	19	25	ns
t <sub>PLH</sub> (S)	Propagation Delay Time, Low to	$R_L = 390\Omega, C_L = 50 pF$ (I	(Note 3)	10	15	ns
	High Level, from Strobe Input G or S to Output	Rt = 4700, Ot = 15 pF	(Note 4)	13 non level	20	ns
t <sub>PHL</sub> (S)	Propagation Delay Time, High to	$R_L = 390\Omega, C_L = 50 pF$	(Note 3)	10 8 ct	15	ns
201	Low Level, from Strobe Input G or S to Output	RL = 4700, CL = 15 pF	(Note 4)	no13	20	(8) ns

Note 1: Differential input is +100 mV to -100 mV pulse. Delays read from 0 mV on input to 1.5V on output.

Note 2: Only one output at a time should be shorted.

Note 3: DS55107/DS75107 only.

Note 4: DS75108 only.

#### **DS75208**

### Electrical Characteristics 0°C ≤ TA ≤ +70°C

Symbol	Parameter	Co	onditions	Min	Тур	Max	Units
l <sub>IH</sub>	High Level Input Current into A1, B1, A2 or B2	$V_{CC+} = Max, V_{ID}$ $V_{ID} = 0.5V, V_{IC}$	CC- = Max, = -3V to 3V	20.38	30	75	μА
IIL	Low Level Input Current into A1, B1, A2 or B2	$V_{CC+} = Max, V_{ID}$ $V_{ID} = -2V, V_{IC}$	00	30000	500	-10	μΑ
l <sub>IH</sub>	High Level Input Current		V <sub>IH(S)</sub> = 2.4V	(0)11,10 <sup>†</sup>		40	μΑ
	into G1 or G2	V <sub>CC</sub> - = Max	V <sub>IH(S)</sub> = Max V <sub>CC+</sub>	TUG		1	mA
I <sub>IL</sub>	Low Level Input Current into G1 or G2	$V_{CC+} = Max, V_{IL(S)} = 0.4V$		of the last		-1.6	mA
l <sub>IH</sub>	High Level Input Current into S	V <sub>CC+</sub> = Max,	V <sub>IH(S)</sub> = 2.4V	12/11/1	Month	80	μΑ
		$V_{CC-} = Max$	V <sub>IH(S)</sub> = Max V <sub>CC+</sub>		20200110	2	mA
I <sub>IL</sub>	Low Level Input Current into S	$V_{CC+} = Max, V_{IL(S)} = 0.4V$	$V_{CC+} = Max, V_{CC-} = Max,$ $V_{II (S)} = 0.4V$			-3.2	mA
V <sub>OL</sub>	Low Level Output Voltage	001	$V_{CC+} = Min, V_{CC-} = Min,$ $I_{SINK} = 16 \text{ mA}, V_{ID} = -10 \text{ mV},$			0.4	٧
ЮН	High Level Output Current	$V_{CC+} = Min, V_{CC}$ $V_{OH} = Max V_{CC}$			† <sup>9</sup>	250	μΑ
I <sub>CCH+</sub>	High Logic Level Supply Current from V <sub>CC+</sub>	$V_{CC+} = Max, V_{CC-} = Max,$ $V_{ID} = 10 \text{ mV}, T_A = 25^{\circ}C$			18	30	mA
Іссн-	High Logic Level Supply Current from V <sub>CC</sub> –	$V_{CC+} = Max, V_{CC-} = Max,$ $V_{ID} = 10 \text{ mV}, T_A = 25^{\circ}\text{C}$		4 [	-8.4	-15	mA
V <sub>I</sub>	Input Clamp Voltage on G or S	$V_{CC+} = Min, V_{CC}$ $I_{IN} = -12 \text{ mA, T}$			-1_	-1.5	V

tPHL(S)

#### Switching Characteristics VCC+ = 5V, VCC- = -5V, TA = 25°C and she to a red opinion we Parameter anolitions Conditions Min Тур Max Units Symbol $R_L = 470\Omega$ , $C_L = 15 pF$ , (Note 1) Propagation Delay Time, Low-totPLH(D) 35 High Level, from Differential tuqtuO i Inputs A and B to Output Propagation Delay Time, High-to- $R_L = 470\Omega$ , $C_L = 15 pF$ , (Note 1) tPHL(D) Low Level, from Differential 20 ns o Output Inputs A and B to Output Propagation Delay Time, Low-to- $R_L = 470\Omega$ , $C_L = 15 pF$ tPLH(S)

 $R_L = 470\Omega$ ,  $C_L = 15 pF$ 

V pulse. Delays read from 0 mV on input to 1.5

Note 1: Differential input is +10 mV to -30 mV pulse. Delays read from 0 mV on input to 1.5V on output.

High Level, from Strobe Input G

Propagation Delay Time, High-to-

Low Level, from Strobe Input G

## **Voltage Waveforms**

or S to Output

or S to Output

DS75208

ns


ns


**Dutput** 

217

18 17

Note 3: DS55107/DS75107 only





#### **APPLICATION**

The DS55107, DS75107 dual line circuits are designed specifically for use in high speed data transmission systems that utilize balanced, terminated transmission lines such as twisted-pair lines. The system operates in the balanced mode, so that noise induced on one line is also induced on the other. The noise appears common mode at the receiver input terminals where it is rejected. The ground connection between the line driver and receiver is not part of the signal circuit so that system performance is not affected by circulating ground currents.

The unique driver output circuit allows terminated transmission lines to be driven at normal line impedances. High speed system operation is ensured since line reflections are virtually eliminated when terminated lines are used. Crosstalk is minimized by low signal amplitudes and low line impedances.

The typical data delay in a system is approximately (30 + 1.3L) ns, where L is the distance in feet separating the driver and receiver. This delay includes one gate delay in both the driver and receiver.

Data is impressed on the balanced-line system by unbalancing the line voltages with the driver output current. The driven line is selected by appropriate driver input logic levels. The voltage difference is approximately:

$$V_{DIFF} \cong \frac{1}{2} I_{O(on)} \times R_{T}$$
 (1)

High series line resistance will cause degradation of the signal. The receivers, however, will detect signals as low as

25 mV (or less). For normal line resistances, data may be recovered from lines of several thousand feet in length.

Typical Applications (continued)

Line termination resistors ( $R_T$ ) are required only at the extreme ends of the line. For short lines, termination resistors at the receiver only may prove adequate. The signal amplitude will then be approximately:

(2) at attenuators, Common mode 
$$\ln TR \times (no)OI \cong TOV = 100$$

The strobe feature of the receivers and the inhibit feature of the drivers allow the DS55107, DS75107 dual line circuits to be used in data-bus or party-line systems. In these applications, several drivers and receivers may share a common transmission line. An enabled driver transmits data to all enabled receivers on the line while other drivers and receivers are disabled. Data is thus time multiplexed on the transmission line. The DS55107, DS75107 device specifications allow widely varying thermal and electrical environments at the various driver and receiver locations. The data-bus system offers maximum performance at minimum cost.

The DS55107, DS75107 dual line circuits may also be used in unbalanced or single line systems. Although these systems do not offer the same performance as balanced systems for long lines, they are adequate for very short lines where environment noise is not severe.


The receiver threshold level is established by applying a DC reference voltage to one receiver input terminal. The signal from the transmission line is applied to the remaining input. The reference voltage should be optimized so that signal

TL/F/9446-

#### Typical Applications (Continued)

swing is symmetrical about it for maximum noise margin. The reference voltage should be in the range of  $-3.0\mathrm{V}$  to  $+3.0\mathrm{V}$ . It can be provided by a voltage supply or by a voltage divider from an available supply voltage.

#### **Unbalanced or Single-Line Systems**



# Precautions in the Use of DS1603, DS3603, DS55107, DS75107, DS75108 and DS75208 Dual Line Receivers


The following precaution should be observed when using or testing DS55107, DS75107 line circuits.

When only one receiver in a package is being used, at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3.0V and +3.0V, preferably at ground. Failure to do so will cause improper operation of the unit being used because of common bias circuitry for the current sources of the two receivers.

The DS55107, DS75107 and DS75108 line receivers feature a common mode input voltage range of  $\pm 3.0 V$ . This satisfies the requirements for all but the noisiest system applications. For these severe noise environments, the common mode range can be extended by the use of external input attenuators. Common mode input voltages can in this way be reduced to  $\pm 3.0 V$  at the receiver input terminals. Differential data signals will be reduced proportionately. Input sensitivity, input impedance and delay times will be adversely affected.


The DS75108 line receivers feature an open-collector-output circuit that can be connected in the DOT-OR logic configuration with other DS75108 outputs. This allows a level of logic to be implemented without additional logic delay.

# Increasing Common Mode Input Voltage Range of Receiver




#### **DS75108 Wired-OR Output Connections**

Typical Applications (Continued)




#### Circuit Differences Between "A" and Standard Devices

The difference between the "A" and standard devices is shown in the following schematics of the input stage.




#### TL/F/9446-



TL/F/9446-8

#### Typical Applications (Continued)

The input protection diodes are useful in certain party-line systems which may have multiple V+ power supplies and, in which case, may be operated with some of the V+ supplies turned off. In such a system, if a supply is turned off and allowed to go to ground, the equivalent input circuit connected to that supply would be as follows:




This would be a problem in specific systems which might possibly have the transmission lines biased to some potential greater than 1.4V. Since this is not a widespread application problem, both the "A" and standard devices will be available. The ratings and characteristic specifications of the "A" devices are the same as those of the standard devices.

The DS55107A feature the "A" device input stage.

designed to sense differential signals from data transmission lines. Designed for operation over military and commercial temperature ranges, the DS55115/DS75115 can typically receive ±500 mV differential data with ±15V common-mode noise. Outputs are open-collector and give TTL compatible signals which are a function of the polarity of the differential input signal. Active output pull-ups are also available, offering the option of an active TTL pull-up through an external conception.

Response time may be controlled with the use of an external capacitor. Each channel may be independently controlled and optional input termination restators are also

#### **Schematic Diagrams**



TL/F/9446-11

Note 1: 1/2 of the dual circuit is shown.

Note 2: \*Indicates connections common to second half of dual circuit.

Note 3: Components shown with dash lines are applicable to the DS55107, DS75207 and DS75107 only.

Order Number DS9615M\*

For Complete Military 888 Specifications, 889 RETS Datament.

### DS55115/DS75115 Dual Differential Line Receiver

## General Description

The DS55115/DS75115 is a dual differential line receiver designed to sense differential signals from data transmission lines. Designed for operation over military and commercial temperature ranges, the DS55115/DS75115 can typically receive  $\pm 500$  mV differential data with  $\pm 15V$  common-mode noise. Outputs are open-collector and give TTL compatible signals which are a function of the polarity of the differential input signal. Active output pull-ups are also available, offering the option of an active TTL pull-up through an external connection.


Response time may be controlled with the use of an external capacitor. Each channel may be independently controlled and optional input termination resistors are also available.

#### **Features**

- Single 5V supply
- High common-mode voltage range
- Each channel individually strobed
- Independent response time control
- Uncommitted collector or active pull-up option
- TTL compatible output
- Optional 130Ω termination resistors
- Direct replacement for 9615

#### **Connection Diagram**

#### 7 4 2



#### **Function Table**

Strobe	Diff. Input	Output
L	X	Н
Н	L	Н
H	H	L

Schematic Diagrams

 $H = V_I \ge V_{IH}$  min or  $V_{ID}$  more positive than  $V_{TH}$  max  $L = V_I \le V_{II}$  max or  $V_{ID}$  more negative than  $V_{TI}$  max

X = irrelevant

**Top View** 

Order Number DS75115N See NS Package Number N16A

For Complete Military 883 Specifications, See RETS Datasheet.

Order Number DS9615M\*

\*Contact Product Marketing

# 

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office, Diotributoro for availability and opcomean	
Supply Voltage, V <sub>CC</sub> (Note 1) Var 081 VV	7V
Input Voltage at A, B and R <sub>T</sub> Inputs	±25V
Input Voltage at Strobe Input 08- 08- 01-	5.5V
Off-State Voltage Applied to Open-Collector Outputs	14V
Maximum Power Dissipation* at 25°C	
Cavity Package 14	33 mW

Operating Free-Air Temperature Range

DS55115

DS57115

O°C to +70°C

THE RELEASE CONTRACTOR STREET, STATES AND ADDRESS OF THE PARTY.	WE THE ROLL OF MILE OF THE PARTY OF THE PARTY.
Storage Temperature Range	-65°C to +150°
Lead Temperature	retemens9 lodn

(1/16 inch from case for 4 seconds) 260°C
\*Derate cavity package 9.6 mW/°C above 25°C; derate molded package

**Operating Conditions** 

10.9 mW/°C above 25°C.

3		
Min	Max	Units
4.5	5.5	V
4.75	5.25	n em Vall
	-5	mA
	15	mA
no device.		Aut etch
-55	125	°C
0	70 Vin	· · · C
	4.5 4.75 —55	4.5 5.5 4.75 5.25 -5 15

#### Electrical Characteristics (Notes 2, 3 and 5)

Lioutii	cai enai aeteneti	ial acteristics (Notes 2, 3 and 5)					.tuqt	sprios		
Sumbal Baramatar Canditions					DS5511	5		DS7511	5	Links
Symbol	Parameter	Conditions	= 5V, Ot =	Min	Min Typ Max		Min	Тур	Max	Units
V <sub>TH</sub>	Differential Input High- Threshold Voltage	$V_{O} = 0.4V$ , $I_{OL} = 15$ mA, $V_{IC} = 0V$			200	500	Pares	200	500	m\
V <sub>TL</sub>	Differential Input Low- Threshold Voltage	$V_0 = 2.4V, I_{OH} = -5 \text{ mA},$	V <sub>IC</sub> = 0V	JA T	-200	-500	sO noil	-200	-500	m\
Vice	Common-Mode Input Voltage Range	$V_{ID} = \pm 1V$ (1 every	= 3900, /F/	15 to -15	24 to -19	lay Tim utput	15 to -15	24 to -19		V
V <sub>IH</sub> (STROBE)	High-Level Strobe Input Voltage			2.4		PUS.	2.4	loim	men	V
V <sub>IL</sub> (STROBE)	Low-Level Strobe Input Voltage	stantista osM	±8	Vac		0.4			0.4	V
V <sub>OH</sub>	High Level Output Voltage		T <sub>A</sub> = Min	2.2			2.4			
$I_{OH} = -5  \text{mA}$	$I_{OH} = -5 \text{ mA}$	$T_A = 25^{\circ}C$	2.4	3.4	140-cm - 140-cm 11	2.4	3.4		V	
	1 18	186.5	$T_A = Max$	2.4	養田等		2.4			
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, V_{ID} = 0.5V, I_{O}$	L = 15 mA		0.22	0.4		0.22	0.45	V
I <sub>I</sub> L	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V,$	$T_A = Min$		1	-0.9	\$ 20.1		-0.9	
	Consequence of the Consequence o	Other Input at 5.5V	$T_A = 25^{\circ}C$	\$ 200	-0.5	-0.7		-0.5	-0.7	m
	220	\$2.6a	$T_A = Max$	1		-0.7		NI	-0.7	
ISH THE STATE OF	High Level Strobe Current		$T_A = 25^{\circ}C$		0.5	2		0.5	5	OME S
	#3 F	V <sub>STROBE</sub> = 4.5V	T <sub>A</sub> = Max		Sangard'	5		#5	10	μ
I <sub>SL</sub>	Low Level Strobe Current	$V_{CC} = Max, V_{ID} = 0.5V,$ $V_{STROBE} = 0.4V$	$T_A = 25^{\circ}C$		-1.15	-2.4	-0	-1.15	-2.4	m/
l <sub>4</sub> , l <sub>12</sub>	Response Time Control Current (Pin 4 or Pin 12)	$V_{CC} = Max. V_{ID} = 0.5V,$ $V_{RC} = 0V$	$T_A = 25^{\circ}C$	-1.2	-3.4	7	-1.2	-3.4		m/
lo(OFF)	Off-State Open-Collector	$V_{CC} = Min, V_{OH} = 12V,$	$T_A = 25^{\circ}C$	- Indian	tales and the tales	100				2946.5
X1943	Output Current	$V_{ID} = -4.5V$	T <sub>A</sub> = Max			200				
TUSTUR O-		$V_{CC} = Min, V_{OH} = 5.25V,$	$T_A = 25^{\circ}C$		and B	ET 3	001		100	μ
	1	$V_{\text{ID}} = -4.75V$	T <sub>A</sub> = Max	Making 5	1	1			200	

#### Electrical Characteristics (Notes 2, 3 and 5) (Continued) against murning the abundance of the continued of

Symbol	of 0°88 -	Storage Temporature Range	uired,	DS55115		<b>्रह्म</b> इंदिल	11/1/11			
	Parameter	Conditions	Sates	Min	Тур	Max	Min	Тур	Max	Units Ω mA
RT	Line Terminating Resistance	Vcc = 5V	$T_A = 25^{\circ}C$	77	130	167	(174)	130	179/ v	qqı <b>Q</b>
los	Short-Circuit Output Current	$V_{CC} = Max, V_O = 0V,$ $V_{ID} = -0.5V, (Note 4)$	$T_A = 25^{\circ}C$	-15	-40	-80	-14	40	-100	mA
Iccinu	Supply Current (Both Receivers)	$V_{CC} = Max, V_{ID} = 0.5V,$ $V_{IC} = 0V)$	T <sub>A</sub> = 25°C	studin	32	50	ed to O	32	50	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for the actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS55115 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS75115. All typical values are for T<sub>A</sub> =  $25^{\circ}$ C, V<sub>CC</sub> = 5V and V<sub>CM</sub> = 0V.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


Note 4: Only one output at a time should be shorted.

Note 5: Unless otherwise noted, V<sub>STROBE</sub> = 2.4V. All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink output.


### Switching Characteristics V<sub>CC</sub> = 5V, C<sub>L</sub> = 30 pF, T<sub>A</sub> = 25°C

- 201	000	- coin	000	1 15 mA, V <sub>IO</sub> == 0V	V. lot.	DS5511	5 -	olH tugn	DS7511	510	· int
Symbol	1 005	Parameter	VOS	Conditions	Min	Тур	Max	Min	Тур	Max	Units
t <sub>PLH</sub> 00a		gation Delay Tim Level Output	e, Low-	$R_L = 3.9 \text{ k}\Omega$ , (Figure 1)	HOLV	18	50	nput Lor oltage	18	75	ns
t <sub>PHL</sub>		gation Delay Tim Level Output	e, High-	$R_L = 390\Omega$ , (Figure 1)	VI	20	50	ge Inpu	20	75	ns


#### **Schematic Diagram**







#### **Frequency Response Control**




TL/F/5787-5

Note: CR (response control) > 0.01  $\mu {\rm F}$  may cause slowing of rise and fall times of the output.


25 -20 -15 -10 -6 0 6 16 16 18 28

VIE - COUNDWANDE INPUT VOLTAGE (V)




TL/F/5787-6

#### **AC Test Circuit and Switching Time Waveforms**



Note 1: The pulse generator has the following characteristics:  $Z_{OUT} = 50\Omega$ , PRR = 500 kHz/t<sub>W</sub> = 100 ns




**FIGURE 1. Propagation Delay Time** 

TL/F/5787-8

TL/F/5787-7

## **Typical Application**

Basic Party-Line or Data-Bus Differential Data Transmission (1987) 1987 1988 1988 1989



20 is internal to the boost 10/bo/5/115

A capacitor may be connected in series with ZO to reduce power dissipation.

TL/F/5787-3

A, B, or S Input



## DS55122 **Triple Line Receiver**

### **General Description**

The DS55122 is a triple line receiver designed for digital data transmission with line impedances from  $50\Omega$  to  $500\Omega$ . Each receiver has one input with built-in hysteresis which provides a large noise margin. The other inputs on each receiver are in a standard TTL configuration. The DS55122 is compatible with standard TTL logic and supply voltage levels.

Absolute Maximum Ratings (vote t)

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.


#### **Features**

- Built-in input threshold hysteresis
- High speed—typical propagation delay time 20 ns
- Independent channel strobes
- Input gating increases application flexibility
- Single 5.0V supply operation Win 8.8 applies when the applies
- Fanout to 10 series standard loads
- Plug-in replacement for the SN55122

#### **Connection Diagram**

Au

affe



## **Truth Table**

V = 0.4V, A. B

A. B. R. ot S	In	puts	Output				
A	B†	R	S	7400	Υ		
Ans - 20A	Н	X	X	myans	L	1	
$V_{GC} = X_{OV}$	X	regar	Ciarge Vol	rugni	L		
Vac = Basy	X	oV tuq <b>H</b> xsN	Clarkp at	Input	Н		
008L = HO!	X	NA VŠtage	atuo Love_	riolH	Н		
X	L	Н	X		Н		
X	L	X	L		Н		

Parameter


H = high level, L = low level, X = irrelevant

† B input and last two lines of the truth table are applicable to receivers

Short Circuit Output Current


see RETS Data Sheet. Order Number DS55122J/883 or DS55122W/883 as = AT .vo.a = 20V spitsing characteristics See NS Package Number J16A or W16A

# **AC Test Circuit and Switching Time Waveforms**



Note 1: The pulse generator has the following characteristics:  $Z_{OUT} \approx 50\Omega$ ,  $t_W = 200$  ns, duty cycle = 50%,  $t_f = t_f = 5.0$  ns, and one  $t_{\rm t} = 0.0$  and the property of the state of the stat

Note 2: CL includes probe and jig capacitance.



Note 7: Receiver input was at a high level immediately before being reduced to 1,45V.

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (Vcc) Input Voltage 6.0V R Input A, B, or S Input 5.5V Output Voltage ± 100 mA **Output Current** Maximum Power Dissipation\* at 25°C (J) 1433 mW length and bendard and eligible at 15°C (J) Storage Temperature Range -65°C to +150°C

Lead Temperature (Soldering, 10 sec.) 300°C \*Derate cavity package 9.6 mW/°C above 25°C; derate molded package 10.9 mW/°C above 25°C. # Fanout to 10 series standard load

#### **Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.75	5.25	V
Operating Temperature (T <sub>A</sub> )			
DS55122	-55	+125	°C
High Level Output Current			LA .
(I <sub>OH</sub> )	1 anil	-500	μΑ
Low Level Output Current	9 Mar 9 2 3 86 G	and a	7.1.
(I <sub>OL</sub> )		16	mA
	HIDEGU		

#### Electrical Characteristics V<sub>CC</sub> = 4.75V to 5.25V (unless otherwise noted) (Notes 2 and 3)

Symbol	Parameter	aT dinaT	Conditions	Min	Тур	Max	Units
VIH	High Level Input Voltage	A, B, R, or S	Shumida Jira Prakana	2.0			٧
VIL THOMAS	Low Level Input Voltage	A, B, R, or S				0.8	٧
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	$V_{CC} = 5.0V, T_A = 25^{\circ}C, R, (Note 6)$ 0.		0.3	0.6	al.	٧
VI	Input Clamp Voltage	V <sub>CC</sub> = 5.0V, I <sub>I</sub> = -12 mA, A, B, or S		Na reposal to a	Party Company	-1.5	٧
h H	Input Clamp at Max Input Voltage	$V_{CC} = 5.25V, V_{IN}$	= 5.5V, A, B, or S			1.0	mA
VoH	High Level Output Voltage	$I_{OH} = -500 \mu\text{A}$	V <sub>IH</sub> = 2V, V <sub>IL</sub> = 0.8V, (Note 4)	2.6			٧
	J X J	×	$V_{I(A)} = 0V, V_{I(B)} = 0V,$ $V_{I(R)} = 1.45V, V_{I(S)} = 2.0V, (Note 7)$	2.6	L	1	٧
VOL	Low Level Output Voltage	I <sub>OL</sub> = 16 mA	V <sub>IH</sub> = 2.0V, V <sub>IL</sub> = 0.8V, (Note 4)	7/		0.4	٧
		Fand 2 only.	$V_{I(A)} = 0V, V_{I(B)} = 0V,$ $V_{I(R)} = 1.45V, V_{I(S)} = 2.0V, (Note 8)$			0.4	V
I <sub>IH</sub>	High Level Input Current	$V_1 = 4.5V, A, B, or$	S among provided being			40	μΑ
		V <sub>I</sub> = 3.8V, R	9 9 9 9 4 9	2		170	μΑ
I <sub>IL</sub>	Low Level Input Current	$V_I = 0.4V$ , A, B, or	STREET TO THE STREET STREET	-0.1		-1.6	mA
los	Short Circuit Output Current	V <sub>CC</sub> = 5.0V, T <sub>A</sub> =	25°C, (Note 5)	-50		-100	mA
loc	Supply Current	$V_{CC} = 5.25V$	Jete Military 883 Specifications,	Gom)	10-1	72	mA

## Switching Characteristics V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C WSS1 2500 to \$800 WSS1 2500 to \$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output from R Input	(See AC Test Circuit and Switching Time Waveforms)	IIS IIU	20	30	ns
t <sub>PHL</sub> and.8	Propagation Delay Time, High-to-Low Level Output from R Input	(See AC Test Circuit and Switching Time Waveforms)	b	20	30	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All currents into device pins are shown as positive, currents out of device pins shown as negative, all voltage values are referenced with respect to network ground terminal, unless otherwise noted. All values shown as max or min on absolute value basis.

Note 3: Min/max limits apply across the guaranteed operating temperature range of -55°C to +125°C for DS55122 and 0°C to +75°C for DS75122, unless otherwise specified. Typicals are for V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C. Positive current is defined as current into the referenced pin.


Note 4: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the truth table for the desired output.

Note 5: Not more than one output should be shorted at a time.

Note 6: Hysteresis is the difference between the positive going input threshold voltage, V<sub>T+</sub>, and the negative going input threshold voltage, V<sub>T-</sub>.

Note 7: Receiver input was at a high level immediately before being reduced to 1.45V.

Note 8: Receiver input was at a low level immediately before being raised to 1.45V.





## **DS75124 Triple Line Receiver**

#### **General Description**

The DS75124 is designed to meet the input/output interface specifications for IBM System 360. It has built-in hysteresis on one input on each of the three receivers to provide large noise margin. The other inputs on each receiver are in a standard TTL configuration. The DS75124 is compatible with standard TTL logic and supply voltage levels.

#### **Features**

Output Voltage vs Receiver input Voltage


- Built-in input threshold hysteresis
- High speed . . . typical propagation delay time 20 ns

Typical Performance Characteristics

- Independent channel strobes
- Input gating increases application flexibility
- Single 5.0V supply operation
- Plug-in replacement for the SN75124 and the 8T24

## Connection Diagram and Truth Table

#### **Dual-In-Line Package**




**Top View** 

Order Number DS75124N See NS Package Number N16A

#### 

H = high level, L = low level, X = irrelevant
†B input and last two lines of the truth table
are applicable to receivers 1 and 2 only

## **Typical Application**



TL/F/5792-2

Typical Ap

## Absolute Maximum Ratings (Note 1) Teva W and T printable and such as T OA

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Supply Voltage, V<sub>CC</sub>
 7.0V

 Input Voltage
 7.0V

 R Input with V<sub>CC</sub> Applied
 7.0V

 R Input with V<sub>CC</sub> not Applied
 6.0V

 A, B, or S Input
 5.5V

 Output Voltage
 7.0V

Output Current

Maximum Power Dissipation\* at 25°C

Molded Package

Operating Temperature Range 0°C to +75°C

Storage Temperature Range  $-65^{\circ}$ C to  $+150^{\circ}$ C Lead Temperature (Soldering, 4 seconds)  $260^{\circ}$ C

\*Derate molded package 10.9 mW/°C above 25°C.

#### **Operating Conditions**

Operating Condit	10113		
prince prince	Min	Max	Units
Supply Voltage, V <sub>CC</sub>	4.75	5.25	V
High Level Output Current,	CENERATO	-800	μΑ
Low Level Output Current,		16	mA
Operating Temperature, TA	0	+75	°C

#### Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	High Level Input Voltage	A, B, or S	2.0	one edong	Cr includes	s e V
		R	1.7			٧
V <sub>IL</sub>	Low Level Input Voltage	A, B, or S			0.8	٧
		R			0.8	V
$V_{T+}-V_{T-}$	Hysteresis	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C, R, (Note 6)		0.4		٧
VI	Input Clamp Voltage	$V_{CC} = 5.0V$ , $I_{I} = -12$ mA, A, B, or S			-1.5	٧
lı	Input Current at Maximum	V <sub>CC</sub> = 5.25V, V <sub>IN</sub> = 5.5V, A, B, or S			1	mA
	Input Voltage	V <sub>I</sub> = 7.0V			5.0	mA
	TL/F/5792-4	$V_{I} = 6.0V, V_{CC} = 0V$			5.0	mA
V <sub>OH</sub>	High Level Output Voltage	$V_{IH} = V_{IHMIN}, V_{IL} = V_{ILMAX},$ $I_{OH} = -800 \mu A, (Note 4)$	2.6			٧
V <sub>OL</sub>	Low Level Output Voltage	$V_{IH} = V_{IHMIN}, V_{IL} = V_{ILMAX}, I_{OL} = 16 \text{ mA},$ (Note 4)	nano	none	0.4	V.
I <sub>IH</sub>	High Level Input Current	V <sub>I</sub> = 4.5V, A, B, or S			40	μΑ
		V <sub>I</sub> = 3.11V, R			170	μΑ
I <sub>I</sub> L	Low Level Input Current	V <sub>1</sub> = 0.4V, A, B, or S	-0.1		-1.6	mA
los	Short Circuit Output Current	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C, (Note 5)			-100	mA
Icc	Supply Current	$V_{CC} = 5.25V$			72	mA

±100 mA

1362 mW

#### Switching Characteristics T<sub>A</sub> = 25°C, nominal power supplies unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High	(See AC Test Circuit and Switching		20	30	1145
	Level Output from R Input	Time Waveforms)		20	30	ns
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output from R Input	(See AC Test Circuit and Switching Time Waveforms)		20	30	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: All currents into device pins are shown as positive, currents out of device pins shown as negative, all voltage values are referenced with respect to network ground terminal, unless otherwise noted. All values shown as max or min on absolute value basis.

Note 3: Min/max limits apply across the guaranteed operating temperature range of 0°C to +75°C for DS75124, unless otherwise specified. Typicals are for V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C. Positive current is defined as current into the referenced pin.

Note 4: The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the truth table for the desired output.

Note 5: Not more than one output should be shorted at a time.

Note 6: Hysteresis is the difference between the positive going input threshold voltage, V<sub>T+</sub>, and the negative going input threshold voltage, V<sub>T-</sub>.



Note 1: "Absolute Maximum Railings" 6-9976/17-Litues beyond which the satisfy of the device cannot be guaranteed. Except for "Operating Temperature Rangulation for the provides conditions for actual devices are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual devices.

Note 2: All currents into device pins are shown as positive, currents out of device pins are negative, all voltage values are referenced with respect to network ground terminal, unless otherwise noted. All values shown as max or min or absolute value basis.

Note 2: Min/max limits apply across the guaranteed operating temperature range of 0°C to ±75°C for DS75124, unless otherwise specified. Typicals are for Voc

= 8.0V, T<sub>A</sub> = 25°C. Positive current is deliced as current into the referenced on.

Note 4: The output vottage and outrant limits are guazanteed for any appropriate combination of high and tow inputs specified by the trush Table for the open output.

ote 5: Not more than one output should be shorted at a time.

Note & Hystoresis is the difference between the positive going input timeshold voltage,  $v_{T+1}$ , and the negative going input threshold voltage,  $v_{T+1}$ .


## **DS75129 Eight-Channel Line Receivers**

#### General Description

The DS75129 is an eight-channel line receiver designed to satisfy the requirements of the input-output interface specification for IBM 360/370. The device features common strobes for each group of four receivers. The DS75129 has an active-low strobe. Special low-power design and Schottky-diode-clamped transistors allow low supply-current requirements while maintaining fast switching speeds and high-current TTL outputs. The DS75129 is characterized for operation from 0°C to 70°C.

#### Features to Management at 25°C (Not Swar Dissipation) at 25°C (Not Swar Dissipation)

- Meets IBM 360/370 I/O specification
- Input resistance—7 kΩ to 20 kΩ
- Output compatible with TTLong F entrange Tenencia
- Schottky-clamped transistors
- Operates from a single 5V supply
- High speed—low propagation delay
- Ratio specification—tpLH/tpLH
- Common strobe for each group of four receivers
- DS75129 strobe—active-low



Order Number DS75129N See NS Package Number N20A

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V<sub>CC</sub>
Input Voltage Range
Strobe Input Voltage
TV

Maximum Power Dissipation\* at 25°C (Note 2)
Molded Package
More Temperature Range
Temperature Range
Temperature Range
Temperature Range
Temperature Range
Temperature Range
Temperature Range
Temperature Range
Temperature Range
Temperature Range
Temperature Range
Temperature Range
Temperature Range
Temperature Range

Lead Temperature 2 1/16 Inch from Case for 4 Seconds: N Package

260°C

# Recommended Operating Conditions

Special low-power design and

	Min	Тур	Max	Units
Supply Voltage, V <sub>CC</sub>	4.5	5.0	5.5	V
High-Level Output Current, IOH	ns ei 9		8-0.4	mA
Low-Level Output Current, IOL	quireme		16	mA
Operating Free-Air Temperature, 7	A 0		70	°C
part of room part in to consider the rich rich				

#### Electrical Characteristics over recommended operating free-air temperature range (Note 3)

Symbol	Parameter se not so wol evitos ec	ion	nommod is Conditions 500 of 3		Typ (Note 5)	Max	Units
VIH	High-Level Input Voltage	Α		1.7			V
		S	msyg	2	rection	Conr	
VIL	Low-Level Input Voltage	Α	0876129			0.7	V
		S	Dual-in-Line Package			0.7	
V <sub>OH</sub>	High-Level Output Voltage		$V_{CC} = 4.5V, V_{IL} = 0.7V, I_{OH} = 0.4 \text{ mA}$	2.4	3.1		V
VOL	Low-Level Output Voltage	61	V <sub>CC</sub> = 4.5V, V <sub>IH</sub> = 1.7V, I <sub>OL</sub> = 16 mA		0.4	0.5	٧
VI	Input Clamp Voltage	S	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$			-1.5	V
I <sub>IH</sub>	High-Level Input Current	Α	$V_{CC} = 5.5V, V_{I} = 3.11V$		0.3	0.42	mA
		S	$V_{CC} = 5.5V, V_{I} = 2.7V$			20	μΑ
I <sub>IL</sub>	Low-Level Input Current	A	$V_{CC} = 5.5V, V_I = 0.15V$			-0.24	mA
		S	$V_{CC} = 5.5V, V_{I} = 0.4V$			-0.4	IIIA
los	Short-Circuit Output Current (Note 4)	4	$V_{CC} = 5.5V, V_{O} = 0V$	-18		-60	mA
rį	Input Resistance	5	$V_{CC} = 4.5V$ , 0V, or Open, $\Delta V_{r} = 0.15V$ to 4.15V	7		20	kΩ
Icc	Supply Current	-	V <sub>CC</sub> = 5.5V, Strobe at 0.4V, All A Inputs at 0.7V		19	31	mA
	eA eng	. 1	V <sub>CC</sub> = 5.5V, Strobe at 0.4V, All A Inputs at 4V	4V 32		53	11174

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: For operation above 25°C free-air temperature, refer to Thermal Ratings for ICs, in App Note AN-336.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


Note 4: Only one output should be shorted at a time.

Note 5: All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.


<b>67</b> A

Symbol	Parameter		Conditions	Min	Тур	Max	Units
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High-Level Output	A		7	14	25	ns
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low-Level Output	(SEE NOTE 3)		10	18	30	ns
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High-Level Output	S	10-10-1	6-6-8	20	35	ns ns
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low-Level Output		$R_L = 400\Omega$ ,	301	16	30	ns
t <sub>PLH</sub>	Ratio of Propagation Delay Times	A	C <sub>L</sub> = 50 pF, See <i>Figure 1</i>	0.5	0.8	1.3	
t <sub>PHL</sub>	ANT ANTER ANTER	5793-4	aur -	0.0	0.0		
t <sub>TLH</sub>	Transition Time, Low-to-High-Level Output			1	7	12	ns
tTHL	Transition Time, High-to-Low-Level Output			1	3	12	ns





## AC Test Circuit and Switching Time Waveforms of collections and principles



Note 1: Input pulses are supplied by a generator having the following characteristics:  $Z_0 = 50\Omega$ , PRR = 5 MHz.

Note 2: Includes probe and jig capacitance.


Note 3: All diodes are 1N3064 or equivalent.

Note 4: The strobe inputs of DS75129 are in-phase with the output.


Note 5:  $V_{REF1} = 0.7V$  and  $V_{REF2} = 1.7V$  for testing data (A) inputs,  $V_{REF1} = V_{REF2} = 1.3V$  for strobe inputs.

#### FIGURE 1


## **Typical Characteristics**




TL/F/5793-6




TL/F/5793-8





TL/F/5793-7





TL/F/5793-9



## DS7820/DS8820 Dual Line Receiver

# General Description

The DS7820, specified from -55°C to +125°C, and the A ■ Operation from a single +5V logic supply and a single +5V logic supply DS8820, specified from 0°C to +70°C, are digital line receivers with two completely independent units fabricated on a single silicon chip. Intended for use with digital systems connected by twisted pair lines, they have a differential input designed to reject large common mode signals while responding to small differential signals. The output is directly compatible with TTL or LS integrated circuits.

The response time can be controlled with an external capacitor to eliminate noise spikes, and the output state is determined for open inputs. Termination resistors for the twisted pair line are also included in the circuit. Both the DS7820 and the DS8820 are specified, worst case, over their full operating temperature range, for ±10-percent supply voltage variations and over the entire input voltage range.

#### **Features**

Absolute Maximum Ratings (notes) If Military/Aerospace specified devices are required,


please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

- Input voltage range of ±15V
- Each channel can be strobed independently
- High input resistance
- Fan out of two with TTL integrated circuits
- Strobe low forces output to "1" state

Parameter	Symbol
Input Threshold Voltage	HTV
High Output Level	VoH
	Vol

Electrical Characteristics notes 2 and 3)

#### **Connection Diagram**



they are not meant to imply that the devices should be operated at well qof This table of "Electrosi Onstacteristics" provides conditions for actual of

Order Number DS7820J or DS8820N See NS Package Number J14A or N14A

For Complete Military 883 Specifications, See RETS Data Sheet. Order Number: DS7820J/883 or DS7820W/883 See NS Package Number J14A or W14B

#### **Absolute Maximum Ratings (Note 1)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	8.0V
Input Voltage	±20V
Differential Input Voltage	±20V
Strobe Voltage	8.0V
Output Sink Current and Va + elgma an	non nolline 25 mA
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 4 sec.)	260°C

Maximum Power Dissipation\* at 25°C

Cavity Package Molded Package

1308 mW 1207 mW

\*Derate cavity package 8.7 mW/°C above 25°C; derate molded package 9.7 mW/°C above 25°C.

#### **Operating Conditions**

operating containing		
nondMines	Max	Units
Supply Voltage (VCC) - mon believed	he DS7820,	
er eni DS7820 a 0007 + of 000 4.5 il bell		
DS8820 4.75	1.25 grevie	V
Temperature (TA) not be be and circo	single silicon	6
DS7820		
elithe a DS8820 om nommos estal Oseisi o		
small differential signals. The output is direct-		

#### Electrical Characteristics (Notes 2 and 3)

Fan out of two with TTL integrated circuits a Strobe low forces output to "1" state


Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>TH</sub>	Input Threshold Voltage	V <sub>CM</sub> = 0V rot erotalear	nod=0.5 eT	pen Oputs.	0.5	steb V
		$-15V \le V_{CM} \le 15V$	-1.0	2580 20 au	1.0	V V
V <sub>OH</sub>	High Output Level	I <sub>OUT</sub> ≤ 0.2 mA	and the state of t	and the second second second	5.5	ient v
V <sub>OL</sub>	Low Output Level	I <sub>SINK</sub> ≤ 3.5 mA	0	Othe Strops	0.4	V rank
R <sub>I</sub> -	Inverting Input Resistance		3.6	5.0		kΩ
R <sub>I</sub> +	Non-Inverting Input Resistance		1.8	2.5	nnectic	kΩ
R <sub>T</sub>	Line Termination Resistance	$T_A = 25^{\circ}C$	120	170	250	Ω
t <sub>r</sub>	Response Time	C <sub>DELAY</sub> = 0 pF		40		ns
	20V	C <sub>DELAY</sub> = 100 pF	TUPLII comm	150		ns
I <sub>ST</sub>	Strobe Current	V <sub>STROBE</sub> = 0.4V		-1.0	-1.4	mA
	TUSMI CONTRACTOR	V <sub>STROBE</sub> = 5.5V	man KON AMAR	31	5.0	μА
Icc	Power Supply Current	V <sub>IN</sub> = 15V		3.2	6.0	mA
	Kin (AKIMNS)	$V_{IN} = 0V$	areas Hills	5.8	10.2	mA
	7070	$V_{IN} = -15V$	25/3072	8.3	15.0	mA
I <sub>IN</sub> +	Non-Inverting Input Current	V <sub>IN</sub> = 15V	3/45/11/0	5.0	7.0	mA
	100000	V <sub>IN</sub> = 0V	-1.6	1.0		mA
		$V_{IN} = -15V$	-9.8	-7.0		mA
I <sub>IN</sub> -	Inverting Input Current	V <sub>IN</sub> = 15V	OUTPUT seese	3.0	4.2	mA
		$V_{IN} = 0V$		0	-0.5	mA
	TU9TU0	$V_{IN} = -15V$	-4.2	-3.0	411341	mA


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: These specifications apply for  $4.5\text{V} \le \text{V}_{\text{CC}} \le 5.5\text{V}$ ,  $-15\text{V} \le \text{V}_{\text{CM}} \le 15\text{V}$  and  $-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$  for the DS7820 or  $0^{\circ}\text{C} \le \text{T}_{\text{A}} \le +70^{\circ}\text{C}$  for the DS8820 unless otherwise specified; typical values given are for  $\text{V}_{\text{CC}} = 5.0\text{V}$ ,  $\text{T}_{\text{A}} = 25^{\circ}\text{C}$  and  $\text{V}_{\text{CM}} = 0$  unless stated differently.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: The specifications and curves given are for one side only. Therefore, the total package dissipation and supply currents will be double the values given when both receivers are operated under identical conditions.





## DS7820A/DS8820A Dual Line Receiver

#### **General Description**


The DS7820A and the DS8820A are improved performance digital line receivers with two completely independent units fabricated on a single silicon chip. Intended for use with digital systems connected by twisted pair lines, they have a differential input designed to reject large common mode signals while responding to small differential signals. The output is directly compatible with TTL or LS integrated circuits.

The response time can be controlled with an external capacitor to reject input noise spikes. The output state is a logic "1" for both inputs open. Termination resistors for the twisted pair line are also included in the circuit. Both the DS7820A and the DS8820A are specified, worst case, over their full operating temperature range (-55°C to +125°C and 0°C to 70°C respectively), over the entire input voltage range, for ±10% supply voltage variations.

#### **Features**

- Operation from a single +5V logic supply
- Input voltage range of ±15V
- Strobe low forces output to "1" state as avoid of Win V.s.
- High input resistance
- Fanout of ten with TTL integrated circuits
- Outputs can be wire OR'ed
- Series 54/74 compatible

# Connection Diagram



For Complete Military 883 Specificatons, See RETS Data Sheet. Order Number DS7820AJ/883 or DS7820AW/883 See NS Package Number J14A or W14B

More № These execution to the A.BV ≤ Voc ≤ 6.5V, -15V ≤ Vou ≤ 15V and -55°C ≤ Tu ≤ +125°C for the DS7820A of 4.75V ≤ Voc ≤ 5.25V, C

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ±20V Common-Mode Voltage ±20V Differential Input Voltage Strobe Voltage 8.0V Output Sink Current past studened and stage and 50 mA Storage Temperature Range (enforcement O 2 65°C to 150°C affine inebnegebol yielsigmoo owd riliw areviseen entitlatible

Maximum Power Dissipation\* at 25°C 201 ± 101 sonat different or 100 behavior of behavior of behavior of behavior of behavior of the second of digital systems connected by twisted pair lines, they have a Wm 8061 Cavity Package

differential input designed to relect large common mode sig-Molded Package Lead Temperature (Soldering, 4 sec.) 260°C

\*Derate cavity package 8.7 mW/°C above 25°C; derate molded package 9.7 mW/°C above 25°C.

#### Operating Conditions

Min	Max	Units
a shuramenâs	THE CATT	
4.5	5.5	V
4.75	5.25	V
12010	OCST2	(1)
-55	+125	°C
0	+70	°C
	4.75	4.5 5.5 4.75 5.25 -55 +125

The DS7820A and the DS8820A are improved performance

nats while responding to small differential signals. The out-

put is directly competible with TTL or LS integrated circuits.

logic "1" for both inputs open. Termination resistors for the

General Description

The response time can be controlled with an external ca-

#### Electrical Characteristics (Notes 2, 3, and 4)

Symbol	Parameter	ver a Outputs can	Conditions	20A are specific	Min	Тур	Max	Units
V <sub>TH</sub>	Differential Threshold Voltage	$I_{OUT} = -400 \mu\text{A},$	-3V ≤ V <sub>CM</sub> ≤	+3V		0.06	0.5	V
		V <sub>OUT</sub> ≥ 2.5V	-15V ≤ V <sub>CM</sub> ≤	+15V	iO m	0.06	1.0	V
		$I_{OUT} = +16 \text{ mA},$	-3V ≤ V <sub>CM</sub> ≤			-0.08	-0.5	V
		V <sub>OUT</sub> ≤ 0.4V	-15V ≤ V <sub>CM</sub> ≤	4 + 15V		-0.08	-1.0	V
R <sub>I</sub> -	Inverting Input Resistance	-15V ≤ V <sub>CM</sub> ≤ +1	5V		3.6	5		kΩ
R <sub>I</sub> <sup>+</sup>	Non-Inverting Input Resistance	-15V ≤ V <sub>CM</sub> ≤ +15V			1.8	2.5		kΩ
RT	Line Termination Resistance	T <sub>A</sub> = 25°C			120	170	250	Ω
11-	Inverting Input Current	V <sub>CM</sub> = 15V	Proposition (	AOTYANIMATE		3.0	4.2	mA
12 TERMINATION		V <sub>CM</sub> = 0V				0	-0.5	mA
		$V_{CM} = -15V$	- Janes Janes State Stat	TURNI +	4 2	-3.0	-4.2	mA
I <sub>I</sub> <sup>+</sup> Non-Inverting Input Current		V <sub>CM</sub> = 15V	71.			5.0	7.0	mA
13790 + 100	V <sub>CM</sub> = 0V	/	SCHIE		-1.0	-1.6	mA	
	10 STRONE	$V_{CM} = -15V$	Y	SULT SURFIGERIO		-7.0	-9.8	mA
Icc	Power Supply Current	I <sub>OUT</sub> = Logical "0"	$V_{DIFF} = -1V$	V <sub>CM</sub> = 15V		3.9	6.0	mA
	One Side Only	-	1 0	$V_{CM} = -15V$		9.2	14.0	mA
			$V_{DIFF} = -0.5V$	$V_{\text{CM}} = 0V$		6.5	10.2	mA
V <sub>OH</sub>	Logical "1" Output Voltage	$I_{OUT} = -400 \mu\text{A, V}$	DIFF = 1V	ENUGRA	2.5	4.0	5.5	V
VOL	Logical "0" Output Voltage	$I_{OUT} = +16 \text{ mA}, V_{DIFF} = -1V$			0	0.22	0.4	V
V <sub>SH</sub>	Logical "1" Strobe Input Voltage	$I_{OUT} = +16 \text{ mA}, V_{OUT} \le 0.4 \text{V}, V_{DIFF} = -3 \text{V}$			2.1			V
V <sub>SL</sub>	Logical "0" Strobe Input Voltage	$I_{OUT} = -400 \mu\text{A}, V_{OUT} \ge 2.5 \text{V}, V_{DIFF} = -3 \text{V}$					0.9	V
I <sub>SH</sub>	Logical "1" Strobe Input Current	V <sub>STROBE</sub> = 5.5V, V <sub>I</sub>				0.01	5.0	μА
I <sub>SL</sub>	Logical "0" Strobe Input Current	V <sub>STROBE</sub> = 0.4V, V <sub>I</sub>	DIFF = -3V	For Comple Onto		-1.0	-1.4	mA
Isc	Output Short Circuit Current	$V_{O} = 0V, V_{CC} = 5.5$			-2.8	-4.5	-6.7	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: These specifications apply for 4.5V  $\leq$  V<sub>CC</sub>  $\leq$  5.5V, -15V  $\leq$  V<sub>CM</sub>  $\leq$  15V and -55°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C for the DS7820A or 4.75V  $\leq$  V<sub>CC</sub>  $\leq$  5.25V, 0°C  TA < +70°C for the DS8820A unless otherwise specified. Typical values given are for V<sub>CC</sub> = 5.0V, TA = 25°C and V<sub>CM</sub> = 0V unless stated differently.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis

Note 4: Only one output at a time should be shorted.


mbol	Parameter	Conditions	Min	Тур	Max	Unit
od0	Propagation Delay, Differential Input to "0" Output		ago Sena	30	45	ns
d1	Propagation Delay, Differential Input to "1" Output	$R_{\rm I} = 400 \Omega$ , $C_{\rm I} = 15 \rm pF$ , see Figure 1	W.	27	40	ns
d0	Propagation Delay, Strobe Input to "0" Output	TIL 400 32, OL 10 pr , 300 Figure 7	E mal VS	16	25	ns
11	Propagation Delay, Strobe Input to "1" Output	£5. 2		18	30	ns

9.8 e.n 9.8 e.n

-15 -50 -25 0 25 50 25 100 135


#### AC Test Circuit and Waveforms


100 1000 10,000



-76 -bd -25 0 26 60 76 109 126

(20) 17







**DS9622 Dual Line Receiver** 

#### **General Description**

The DS9622 is a dual line receiver designed to discriminate a worst case logic swing of 2V from a  $\pm\,10V$  common mode noise signal or ground shift. A 1.5V threshold is built into the differential amplifier to offer a TTL compatible threshold voltage and maximum noise immunity. The offset is obtained by use of current sources and matched resistors.


The DS9622 allows the choice of output states with the input open, without affecting circuit performance by use of S3. A  $130\Omega$  terminating resistor is provided at the input of each line receiver. An enable is also provided for each line receiver. The output is TTL compatible. The output high level can be increased to 12V by tying it to a positive supply through a resistor. The output circuits allow wired-OR operation

#### **Features**

- TTL compatible threshold voltage
- Input terminating resistors
- Choice of output state with inputs open

Schematic Diagram

- TTL compatible output
- High common mode
- Wired-OR capability
- Enable inputs
- Logic compatible supply voltages



Absolute Maximum Ratings (Note 1) White Maximum Ratings (Note

please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range -65°C to +175°C -55°C to +125°C Operating Temperature Range

Lead Temperature (Soldering, 60 sec.) Internal Power Dissipation (Note 5) 400 mW V+ to GND -0.5V to +7.0V

±15V Input Voltage

for Output High State

V- to GND

300°C

Enable to GND

-0.5V to +13.2V -0.5V to -12V

-0.5V to +15V

**Operating Conditions** 

Min Units Max

Supply Voltage, V<sub>CC</sub> 5.5 V 4.5 -55 +125°C Temperature, TA

#### Flectrical Characteristics (Notes 2 3)

Symbol	Parameter	Conditions	Min	Max	Unit	
V <sub>OL</sub>	Output Voltage LOW	$V^{+} = S3 = 4.5V, V^{-} = -1$ $V_{DIFF} = 2.0V, I_{OL} = 12.4 \text{ m/s}$ EN = Open	ircuit	0.4	iu.v	
VoH	Output Voltage HIGH	$V^{+} = 4.5V, V^{-} = -9.0V,$ $S3 = 0V, V_{DIFF} = 1.0V,$ $I_{OH} = -0.2 \text{ mA}, EN = Open$	2.8	A STORY	na V	
ICEX	Output Leakage Current	$V^{+} = 4.5V, V^{-} = -11V,$ $S3 = 0V, V_{DIFF} = 1.0V,$ $V_{O} = 12V, EN = Open$		200	μΑ	
los	Output Short Circuit Current (Note 4)	$V^{+} = 5.0V, V^{-} = -10V,$ $V_{DIFF} = 1.0V, V_{O} = S3 = 0V,$ EN = Open	-3.1	-1.4	mA	
I <sub>R</sub> (EN)	Enable Input Leakage Curent	$V^{+} = S3 = 4.5V, V^{-} = -1$ $I_{N} = Open, EN = 4.0V$	Market	5.0	μА	
I <sub>F</sub> (EN	Enable Input Forward Current	$V^{+} = 5.5V, V^{-} = -9.0V$ $V_{I} = Open, EN = S3 = 0V$	-1.5	L aska	-AR mA	
I <sub>F</sub> (+IN)	+ Input Forward Current	$V^{+} = 5.0V, V^{-} = -10V,$ $V_{l}^{+} = 0V, V_{l}^{-} = GND,$ EN = S3 = Open	-2.3	\$ ska	m/	
I <sub>F</sub> (-IN)	- Input Forward Curent	$V^{+} = S3 = 5.0V, V^{-} = -1$ $V_{1}^{+} = GND, V_{1}^{-} = 0V,$ EN = Open	OV,	-2.6		m/A
V <sub>IL</sub> (EN)	Input Voltage LOW	$4.5V \le V^+ \le 5.5V$ ,	+25°C		1.0	V
		$-11V \le V^- \le -9.0V$ , EN = Open	+ 125°C	and the same	0.7	V
	M. M.	EN - Open	-55°C	E MA	1.3	V
V <sub>TH</sub>	Differential Input Threshold Voltage	$4.5V, \le V^+ \le 5.5V,$ -11V \le V^- \le -9.0V, EN = Open	\$300a \$ 800a	1.0	2.0	V
V <sub>CM</sub>	Common Mode Voltage	$V^{+} = 5.0V, V^{-} = -10V,$ $1.0V \le V_{DIFF} \le 2.0V$	25°C	-10	+10	V
RT	Terminating Resistance		25°C	91	215	Ω
14 Deloenin	Positive Supply Current	$V^+ = S3 = V_1^+ = 5.5V$ ,	25°C	0 , - V 07 50	22.9	m/
1-	Negative Supply Current	$V^- = 11V, V_1^- = 0V$ 25 0 wol ed of 1		-11.1	and Hode	m/
VITCHING (	CHARACTERISTICS T <sub>A</sub> = 25°	C		76-18151		
t <sub>PLH</sub>	Propagation Delay to High Level	$V^{+} = 5.0V,$ $V^{-} = -10V,$	$R_L = 3.9  k\Omega$		50	ns
t <sub>PHL</sub>	Propagation Delay to Low Level	$0V \le V_{l} \le 3.0V,$ $C_{L} = 30 \text{ pF}$ (See Figure 1)	$R_L = 390\Omega$		50	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.


Note 2: Unless otherwise specified Min/Max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range. All typicals are given for  $V_{CC} = 5V$  and  $T_A = 25^{\circ}$ C. Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

Note 5: Rating applies to ambient temperatures up to +125°C. Above 125°C ambient, derate linearity at 120°C/W.







## **Typical Applications**

When S3 is connected to V-, open inputs cause output to be high. When V+=5V, V-=-10V and S3 is connected to ground, open inputs cause output to be low.

				S. oz Vi on i otuzi rosmistrin	CAMILLY LIES
an		R <sub>L</sub> = 3.9 kΩ	$V^{+} = 5.0V,$ $V^{-} = -10V,$	Propagation Delay to High Level	
	0ă	$R_{L} = 390\Omega$	$0V \le V_1 \le 3.0V$ , $C_L = 30 \text{ pF}$ (See Figure 1)	Propagation Datay to Low Leval	

Note 5: Pating explies to emblent temporatures up to +125°C. Above 125°C ambient, derate tinearity at 120°C/W.



	Application Note-Selection Guide
	AN-22 Integrated Circuits for Digital Data Transmission
	AN-108 Transmission Line Characteristics
	AN-214 Transmission Line Drivers and Receivers for TIA/EIA Standards RS-422 and
	RS-423
8-35	AN-216 Summary of Well Known Interface Standards
8-45	AN-409 Transceivers and Repeaters Meeting the EIA RS-485 interface Standard
	AN-438 Low Power RS-232C Driver and Receiver In CMOS
	AN-454 Automotive Multiplex V8 notice Section 8 Vstem Timing AN-457 High Speed, Low Skew Pacific and Receivers Solve Critical System Timing
	AN-457 High Speed, Low Skew no-422 Linvers and Receivers Solve Critical System Timing
	Application Notes and an application Notes
	AN-643 EMI/AFI Board Deagn
18-81	AN-702 Build a Directional-Sensing Bildirectional Repeater
	AN-759 Comparing EIA-485 and EIA-422-A Line Davers and Receivers in Multipoint
	Applications
	AN-805 Calculating Power Dissipation for Differential Line Orivers
	AN-606 Data Transmission Lines and Their Characteristics
	AN-307 Reflections: Computations and Wavelorms
	ANI-808 Long Transmission Lines and Data Signal Quality
	AN-847 Fallsate Blasing of Differential Buses
131-8	AN-876 Inter-Operation of the DS14C335 with +5V UARTs
	AN-978 Increasing System ESD Tolerance for Line Drivers and Receivers Used in RS-232
8-154	Interfaces
8-157	AN-803 A Comparison of Differential Termination Techniques
	AN-904 An Introduction to the Differential SCSI Interface
	AN-914 Understanding Power Requirements in RS-232 Applications
8-179	AN-915 Automotive Physical Layer SAE J1708 and the D636277
	AN-916 A Practical Guide to Cable Selection
	AN-917 Popular Connector Pin Assignments for Data Communications



# **Section 8 Contents**

Application Note-Selection Guide	8-3 8-5 8-19
AN-214 Transmission Line Drivers and Receivers for TIA/EIA Standards RS-422 and RS-423	8-25
AN-216 Summary of Well Known Interface Standards	8-35
AN-409 Transceivers and Repeaters Meeting the EIA RS-485 Interface Standard	8-45
AN-438 Low Power RS-232C Driver and Receiver in CMOS	8-52
AN-454 Automotive Multiplex Wiring	8-56
Problems	8-60
AN-643 EMI/RFI Board Design	8-64
AN-702 Build a Directional-Sensing Bidirectional Repeater	8-81
AN-759 Comparing EIA-485 and EIA-422-A Line Drivers and Receivers in Multipoint	
Applications	8-86
AN-805 Calculating Power Dissipation for Differential Line Drivers	8-89
AN-806 Data Transmission Lines and Their Characteristics	8-96
AN-807 Reflections: Computations and Waveforms	8-102
AN-808 Long Transmission Lines and Data Signal Quality	8-126
AN-847 Failsafe Biasing of Differential Buses	8-145
AN-876 Inter-Operation of the DS14C335 with +5V UARTs	8-151
AN-878 Increasing System ESD Tolerance for Line Drivers and Receivers Used in RS-232	
Interfaces	8-154
AN-903 A Comparison of Differential Termination Techniques	8-157
AN-904 An Introduction to the Differential SCSI Interface	8-165
AN-914 Understanding Power Requirements in RS-232 Applications	8-173
AN-915 Automotive Physical Layer SAE J1708 and the DS36277	8-179
AN-916 A Practical Guide to Cable Selection	8-182
AN-917 Popular Connector Pin Assignments for Data Communications	8-191

National Semiconductor		ethT		Application Note Number AN-XXX	
422 485		tion Note—Selection Guide		AN-903	
485	DS36954 DS36BC956	An Introduction to the Differential SCSI Interface		AN-904	
Application Note Number AN-XXX	DS14C335	smission Farameters and  et al.  et al	DTP Devices Referenced	TIA/EIA Standards Reference	
AN-22	Integrated Circuits fo	or Digital Data Transmission	DS7830/DS8830, DS7820/DS8820	AN-915	
AN-108	Transmission Line C	haracteristics	DS7820/DS8820	010111	
AN-214	Transmission Line D for EIA Standards, R		DS3691, DS88LS120	422 423	
AN-216	Summary of Well Kn	own Interface Standards	Data Communicatio	ALL	
AN-336	Understanding Integ Power Capabilities	rated Circuit Package			
AN-409	Transceivers and Re Interface Standard	peaters Meeting the EIA RS-485	DS3695/DS3696, DS3697/DS3698	485	
AN-438	Low Power RS-2320	Driver and Receiver in CMOS	DS14C88, DS14C89A	232	
AN-450	Small Outline (SO) P Surface Mounting Mo Their Effect on Produ	ethods—Parameters and			
AN-454	Automotive Multiplex Wiring		DS75176B DS3695	485	
AN-457	High Speed, Low Skew RS-422 Drivers and Receivers Solve Critical System Timing Programs		DS8921/A, DS8922/A, DS8923/A	422	
AN-643	EMI/RFI Board Desi	gn			
AN-702	Build a Directional-Sensing Bidirectional Repeater DS75176B, DS96175C			485	
AN-759	Comparing EIA-485 and EIA-422-A Line Drivers and Receivers in Multipoint Applications			422 485	
AN-805	Calculating Power Dissipation for Differential DS26LS31, Line Drivers DS96F172		422 485		
AN-806	Data Transmission L	ines and Their Characteristics			
AN-807	Reflections: Comput	ations and Waveforms			
AN-808	Long Transmission L	ines and Data Signal Quality			
AN-847	FAILSAFE Biasing o	f Differential Buses	DS3695, DS96172, DS96F172	422 485	
AN-876	Inter-Operation of the	e DS14C335 with +5V UARTs	DS14C335	232	
AN-878	Increasing System E and Receivers used	SD Tolerance for Line Drivers in RS-232 Interfaces	DS1488, DS1489A	232	

8

Application Note Number AN-XXX	A Comparison of Differential Termination Techniques  An Introduction to the Differential DS3695		mber Title Devices		Devices	TIA/EIA Standards Referenced
AN-903			DS36954 DS36BC956	422 485 485 All 232 562 485		
AN-904						
AN-912	Common Data Tran	Common Data Transmission Parameters and their Definitions  Understanding Power Requirements in RS-232 Applications  Automotive Physical Layer SAE J1708				
AN-914	2010/00/25/2000 2000 2000/25					
AN-915	Automotive Physica and the DS36277					
AN-916	A Practical Guide to	Cable Selection	eni i mole simene 17	All		
AN-917	,186080	Pin Assignments for	Transmission Line for EIA Standards,	All		
ALL.		nown imaliace Standards	Summary of Wealth	DIS-HA		
		grated Cirquit Package		AN-336		
	DS3695/DS3696, D\$3997/DS3698	Transcaivers and Repeaters Mostling the EIA PS-485 interface Standard				
		Low Power RS-232C Driver and Receiver in QMOS				
		Small Outline (SO) Package Surface Mounting Wethods—Parameters and Their Effect on Product Reliability		AN-450		
		Automotive Multiplex Wining		ANAISA		
	DS8921/A, DS8922/A, DS8928/A	High Speed, Low Sicew RS-422 Drivers and Receivers Solve Ontical System Timing Programs		AN-457		
				AN-643		
	DS75176B, DS96175C	Build a Directional-Sensing Bidirectional Repeater				
422 485		Comparing EIA-485 and EIA-422-A Line Drivers and Receivers in Multipoint Applications				
422	D826L631, D696F172	Calculating Power Dissipation for Differential Line Drivers		AN-605		
		Data Transmission Lines and Their Characteristics				
		Pellections: Compitations and Waveforms		AN-807		
		Long Transmission Lines and Data Signal Quality		808-NA		
	DS3685, DS86172, DS86F172	FAILSAFE Bissing of Differential Buses		AN-847		
282	DS14C935	Inter-Operation of the DS14C335 with +5V UARTs				
		Increasing System ESD Tolerance for Line Drivets and Receivers used in RS-282 Introduces		AN-878		

## INTRODUCTION on OtO to eapalloy no mut sead-rat

It is frequently necessary to transmit digital data in a highnoise environment where ordinary integrated logic circuits
cannot be used because they do not have sufficient noise
immunity. One solution to this problem, of course, is to use
high-noise-immunity logic. In many cases, this approach
would require worst case logic swings of 30V, requiring high
power-supply voltages. Further, considerable power would
be needed to transmit these voltage levels at high speed.
This is especially true if the lines must be terminated to
eliminate reflections, since practical transmission lines have
a low characteristic impedance.

which the transition occurs is equal to the sum of the emit-

A much better solution is to convert the ground referred digital data at the transmission end into a differential signal and transmit this down a balanced, twisted-pair line. At the receiving end, any induced noise, or voltage due to ground-loop currents, appears equally on both ends of the twisted-pair line. Hence, a receiver which responds only to the differential signal from the line will reject the undesired signals even with moderate voltage swings from the transmitter.

Figure 1 illustrates this situation more clearly. When ground is used as a signal return as in Figure 1a, the voltage seen at the receiving end will be the output voltage of the transmitter plus any noise voltage induced in the signal line.

Hence, the noise immunity of the transmitter-receiver combination must be equal to the maximum expected noise from both sources.

The differential transmission scheme diagrammed in Figure 1b solves this problem. Any ground noise or voltage induced on the transmission lines will appear equally on both inputs of the receiver. The receiver responds only to the differential signal coming out of the twisted-pair line and delivers a single-ended output signal referred to the ground at the receiving end. Therefore, extremely high noise immunities are not needed; and the transmitter and receiver can be operated from the same supplies as standard integrated logic circuits.

This article describes the operation and use of a line driver and line receiver for transmission systems using twisted-pair lines. The transmitter provides a buffered differential output from a DTL or TTL input signal. A four-input gate is included on the input so that the circuit can also perform logic. The receiver detects a zero crossing in the differential input voltage and can directly drive DTL or TTL integrated circuits at the receiving end. It also has strobe capability to blank out unwanted input signals. Both the transmitter and the receiver incorporate two independent units on a single silicon chip.




FIGURE 1. Comparing Differential and Single-Ended Data Transmission

R

TL/F/7188-2


FIGURE 2. Schematic Disgram of the DS7830 Line Driver

driver from accidental shorts in the transmission lines. Secondly, diodes on the output clamp sever voltage transients that may be induced into the transmission lines. Finally, the circuit has internal inversion to produce a differential output signal, reducing the skew between the outputs and making the output state independent of loading.

As can be seen from the upper half of Figure 2, a quadrupleemitter input transistor, Q9, provides four logic inputs to the transmitter. This transistor drives the inverter stage formed by Q10 and Q11 to give a NAND output. A low state logic input on any of the emitters of Q9 will cause the base drive to be removed from Q10, since Q9 will be saturated by current from R8, holding the base of Q10 near ground. Hence, ter-base turn on voltages of Q10 and Q11 minus the saturation voltage of Q9. This is about 1.4V at 25°C.

A standard "totem-pole" arrangement is used on the output stage. When the output is switched to the high state, with Q10 and Q11 cut off, current is supplied to the load by Q13 and Q14 which are connected in a modified Darlington configuration. Because of the high compound current gain of these transistors, the output resistance is quite low and a large load current can be supplied. R10 is included across the emitter-base junction of Q13 both to drain off any collector-base leakage current in Q13 and to discharge the collector-base capacitance of Q13 when the output is switched to

TL/F/7188-3



8-8

FIGURE 2. Schematic Diagram of the DS7830 Line Driver

PERFE.

the low state. In the high state, the output level is approximately two diode drops below the positive supply, or roughly 3.6V at 25°C with a 5.0V supply.

With the output switched into the low state, Q10 saturates, holding the base of Q14 about one diode drop above ground. This cuts off Q13. Further, both the base current and the collector current of Q10 are driven into the base of Q11 saturating it and giving a low-state output of about 0.1V. The circuit is designed so that the base of Q11 is supplied 6 mA, so the collector can drive considerable load current before it is pulled out of saturation.

The primary purpose of R12 is to provide current to remove the stored charge in Q11 and charge its collector-base capacitance when the circuit is switched to the high state. Its value is also made less than R9 to prevent supply current transients which might otherwise occur\* when the power supply is coming up to voltage.

The lower half of the transmitter in Figure 2 is identical to the upper, except that an inverter stage has been added. This is needed so that an input signal which drives the output of the upper half positive will drive the lower half negative, and vice versa, producing a differential output signal. Transistors Q2 and Q3 produce the inversion. Even though the current gain is not necessarily needed, the modified Darlington connection is used to produce the proper logic transition voltage on the input of the transmitter. Because of the low load capacitance that the inverter sees when it is completely within the integrated circuit, it is extremely fast, with a typical delay of 3 ns. This minimizes the skew between the

One of the schemes used when dual buffers are employed as a differential line driver is to obtain the NAND output in the normal fashion and provide the AND output by connecting the input of the second buffer to the NAND output. Using an internal inverter has some distinct advantages over this: for one, capacitive loads which slow down the response of the NAND output will not introduce a time skew between the two outputs; secondly, line transients on the NAND output will not cause an unwanted change of state on the AND

Clamp diodes, D1 through D4, are added on all inputs to clamp undershoot. This undershoot and ringing can occur in TTL systems because the rise and fall times are extremely short, or to rotost a as rloum as

Output-current limiting is provided by adding a resistor and transistor to each of the complementary outputs. Referring again to Figure 2, when the current on the NAND output increases to a value where the voltage drop across R11 is sufficient to turn on Q12, the short circuit protection comes into effect. This happens because further increases in output current flow into the base of Q12 causing it to remove base drive from Q14 and, therefore, Q13. Any substantial increase in output current will then cause the output voltage to collapse to zero. Since the magnitude of the short circuit depends on the emitter base turn-on voltage of Q12, this current has a negative temperature coefficient. As the chip temperature increases from power dissipation, the available short circuit current is reduced. The current limiting also serves to control the current transient that occurs when the output is going through a transition with both Q11 and Q13 turned on

\*J. Kalb, "Design Considerations for a TTL Gate", National Semiconductor TP-6, May, 1968.

The AND output is similarly protected by R6 and Q5, which limits the maximum output current to about 100 mA, preventing damage to the circuit from shorts between the outputs and ground.

The current limiting transistors also serve to increase the low state output current capability under severe transient conditions. For example, when the current into the NAND output becomes so high as to pull Q11 out of saturation, the output voltage will rise to two diode drops above ground. At this voltage, the collector-base junction of Q12 becomes forward biased and supplies additional base drive to Q11 through Q10 which is saturated. This minimizes any further increase in output voltage.

When either of the outputs are in the high state, they can drive a large current towards ground without a significant change in output voltage. However, noise induced on the transmission line which tries to drive the output positive will cut it off since it cannot sink current in this state. For this reason, D6 and D8 are included to clamp the output and keep it from being driven much above the supply voltage, as this could damage the circuit.

When the output is in a low state, it can sink a lot of current to clamp positive-going induced voltages on the transmission line. However, it cannot source enough current to eliminate negative-going transients so D5 and D7 are included to clamp those voltages to ground.

It is interesting to note that the voltage swing produced on one of the outputs when the clamp diodes go into conduction actually increases the differential noise immunity. For example with no induced common mode current, the lowstate output will be a saturation voltage above ground while the high output will be two diode drops below the positive supply voltage. With positive-going common mode noise on the line, the low output remains in saturation; and the high output is clamped at a diode drop above the positive supply. Hence, in this case, the common mode noise increases the differential swing by three diode drops.





FIGURE 3. High State Output Voltage as a Function of Output Current

Having explained the operation of the line driver, it is appropriate to look at the performance in more detail. Figure 3 shows the high-state output characteristics under load. Over the normal range of output currents, the output resistance is about  $10\Omega$ . With higher output currents, the short circuit protection is activated, causing the output voltage to drop to zero. As can be seen from the figure, the short-circuit current decreases at higher temperatures to minimize the possibility of over-heating the integrated circuit.



TL/F/7188-5 FIGURE 4. Low-State Output Current as a **Function of Output Current** 

Figure 4 is a similar graph of the low-state output characteristics. Here, the output resistance is about  $5\Omega$  with normal values of output current. With larger currents, the output transistor is pulled out of saturation; and the output voltage increases. This is more pronounced at -55°C where the transistor current gain is the lowest. However, when the output voltage rises about two diode drops above ground, the collector-base junction of the current-limit transistor becomes forward biased, providing additional base drive for the output transistor. This roughly doubles the current available for clamping positive common-mode transients on the twisted-pair line. It is interesting to note that even though the output level increases to about 2V under this condition, the differential noise immunity does not suffer because the high-state output also increases by about 3V with positive going common-mode transients.

It is clear from the figure that the low state output current is not effectively limited. Therefore, the device can be damaged by shorts between the output and the 5V supply. However, protection against shorts between outputs or from the outputs to ground is provided by limiting the high-state cur-


The curves in Figures 3 and 4 demonstrate the performance of the line driver with large, capacitively-coupled commonmode transients, or under gross overload conditions. Figure 5 shows the ability of the circuit to drive a differential load: that is, the transmission line. It can be seen that for output currents less than 35 mA, the output resistance is approximately  $15\Omega$ . At both temperature extremes, the output falls off at high currents. At high temperatures, this is caused by current limiting of the high output state. At low temperatures, the fall off of current gain in the low-state output transistor produces this result.

Load lines have been included on the figure to show the differential output with various load resistances. The output swing can be read off from the intersection of the output characteristic with the load line. The figure shows that the driver can easily handle load resistances greater than 100 $\Omega$ .


This is more than adequate for practical, twisted-pair lines. Figure 6 shows the no load power dissipation, for one-half

of the dual line driver, as a function of frequency. This information is important for two reasons. First, the increase in orcult protection is activated, causing the output voltage to

the possibility of over-heating the integrated circuit.




TL/F/7188-6 FIGURE 5. Differential Output Voltage as a **Function of Differential Output Current** 



TL/F/7188-7 FIGURE 6. Power Dissipation as a Function of Switching Frequency

power dissipation at high frequencies must be added to the excess power dissipation caused by the load to determine the total package dissipation. Second, and more important, it is a measure of the "glitch" current which flows from the positive supply to ground through the output transistors when the circuit is going through a transition. If the output stage is not properly designed, the current spikes in the power supplies can become quite large; and the power dissipation can increase by as much as a factor of five between 100 kHz and 10 MHz. The figure shows that, with no capacitive loading, the power increases with frequencies as high as 10 MHz is almost negligible. However, with large capacitive loads, more power is required.


The line receiver is designed to detect a zero crossing in the differential output of the line driver. Therefore, the propagation time of the driver is measured as the time difference between the application of a step input and the point where the differential output voltage crosses zero. A plot of the propagation time over temperature is shown in Figure 7. This delay is added directly to the propagation time of the transmission line and the delay of the line receiver to determine the total data-propagation time. However, in most cases, the delay of the driver is small, even by comparison to the uncertainties in the other delays. output is going through a



TL/F/7188-8

# FIGURE 7. Propagation Time as a Function of Temperature

To summarize the characteristics of the DS7830 line driver, the input interfaces directly with standard TTL circuits. It presents a load which is equivalent to a fan out of 3 to the circuit driving it, and it operates from the 5.0V,  $\pm$ 10% logic supplies. The output can drive low impedance lines down to  $50\Omega$  and capacitive loads up to 5000 pF. The time skew between the outputs is minimized to reduce radiation from the twisted-pair lines, and the circuit is designed to clamp common mode transients coupled into the line. Short circuit protection is also provided. The integrated circuit consists of two independent drivers fabricated on a 41 x 53 mil-square die using the standard TTL process. A photomicrograph of the chip is shown in Figure 8.



TL/F/7188-9

FIGURE 8. Photomicrograph of the DS7830 Dual Line Driver

## LINE RECEIVER

As mentioned previously, the function of the line receiver is to convert the differential output signal of the line driver into a single ended, ground-referred signal to drive standard digital circuits on the receiving end. At the same time it must reject the common mode and induced noise on the transmission line.

other line receiver designs. This complicates the situation because the receiver must operate with  $\pm\,15V$  input signals which are considerably greater than the operating supply voltage.

The large common mode range over which the circuit must work can be reduced with an attenuator on the input of the receiver. In this design, the input signal is attenuated by a factor of 30. Hence, the  $\pm 15 \rm V$  common mode voltage is reduced to  $\pm 0.5 \rm V$ , which can be handed easily by circuitry operating from a 5V supply. However, the differential input signal, which can go down as low as  $\pm 2.4 \rm V$  in the worst case, is also reduced to  $\pm 80$  mV. Hence, it is necessary to employ a fairly accurate zero crossing detector in the receiver.

System requirements dictated that the threshold inaccuracy introduced by the zero crossing detector be less than 17 mV. In principle, this accuracy requirement should not pose insurmountable problems because it is a simple matter to make well matched parts in an integrated circuit.

Figure 9 shows a simplified schematic diagram of the circuit configuration used for the line receiver. The input signal is attenuated by the resistive dividers R1-R2 and R8-R3. This attenuated signal is fed into a balanced DC amplifier, operating in the common base configuration. This input amplifier, consisting of Q1 and Q2, removes the common mode component of the input signal. Further, it delivers an output signal at the collector of Q2, which is nearly equal in amplitude to the original differential input signal, this output signal is buffered by Q6 and drives an output amplifier, Q8. The output stage drives the logic load directly.

An understanding of the circuit can be obtained by first considering the input stage. Assuming high current gains and neglecting the voltage drop across R3, the collector current of Q1 will be:

With equal emitter-base voltages for all transistors, this becomes:

$$\frac{V^{+} - 3V_{BE}}{R11}$$

The output voltage at the collector of Q2 will be:

$$V_{C2} = V^{+} - I_{C2}R12$$
 (3)


When the differential input voltage to the receiver is zero, the voltages presented to the emitters of Q1 and Q2 will be equal. If Q1 and Q2 are matched devices, which is easy to arrange when they are fabricated close together on a single silicon chip, their collector currents will be equal with zero input voltage. Hence, the output voltage from Q2 can be determined by substituting (2) into (3):

$$V_{C2} = V^{+} - \frac{R12}{R11} (V^{+} - 3V_{BE})$$
 (4)

For R11 = R12, this becomes:

$$V_{C2} = 3V_{BF}$$

R



aidT.8R-8R bis SR-7R matrix by FIGURE 9. Simplified Schematic of the Line Receiver, beliquos atheians it about nomino

The voltage on the base of Q6 will likewise be 3VBE when the output is on the verge of switching from a zero to a one state. A differential input signal which causes Q2 to conduct more heavily will then make the output go high, while an input signal in the opposite direction will cause the output to saturate.

It should be noted that the balance of this circuit is not affected by absolute values of components—only by how well they match. Nor is it affected by variations in the positive supply voltage, so it will perform well with standard logic supply voltages between 4.5V and 5.5V. In addition, component values are chosen so that the collector currents of Q4 and Q6 are equal. As a result, the base currents of Q4 and Q6 do not upset the balance of the input stage. This means that circuit performance is not greatly affected by production or temperature variations in transistor current gain.

A complete schematic of the line receiver, shown in *Figure 10*, shows several refinements of the basic circuit which are needed to secure proper operation under all conditions. For one, the explanation of the simplified circuit ignores the fact that the collector current of Q1 will be affected by common mode voltage developed across R3. This can give a 0.5V threshold error at the extremes of the  $\pm 15\mathrm{V}$  common

mode range. To compensate for this, a separate divider, R9 and R10, is used to maintain a constant collector current in Q1 with varying common mode signals. With an increasing common mode voltage on the non-inverting input, the voltage on the emitter of Q1 will increase. Normally, this would cause the voltage across R11 to decrease, reducing the collector current of Q1. However, the increasing common mode signal also drives the top end of R11 through R9 and R10 so as to hold the voltage drop across R11 constant.

In addition to improving the common mode rejection, R9 also forces the output of the receiver into the high state when nothing is connected to the input lines. This means that the output will be in a pre-determined state when the transmission cables are disconnected.

A diode connected transistor, Q5, is also added in the complete circuit to provide strobe capability. With a logic zero on the strobe terminal, the output will be high no matter what the input signal is. With the strobe, the receiver can be made immune to any noise signals during intervals where no digital information is expected. The output state with the strobe on is also the same as the output state with the input terminals open.

TIME MECENNER

As menioned previously, the function of the line because its convert the differential output signal of the line driver into a single ended, ground-reterred signal to drive standard digital circuits on the receiving end. At the same time it must reject the common mode and induced noise on the transmission line.




FIGURE 10. Complete Schematic of One Half of the DS7820 Line Receiver A and mago fiscale of the

This particular output configuration gives a higher gain than either a standard DTL or TTL output stage. It can also drive

enough current in the high state to make it compatible with TTL, yet outputs can be wire OR'ed as with DTL.


The collector of Q2 is brought out so that an external capacitor can be used to slow down the receiver to where it will not respond to fast noise spikes. This capacitor, which is connected between the response-time-control terminal and ground, does not give exactly-symmetrical delays. The delay for input signals which produce a positive-going output will be less than for input signals of opposite polarity. This happens because the impedance on the collector of Q2 drops as Q6 goes into saturation, reducing the effectiveness of the capacitor.

Another difference in the complete circuit is that the output stage is improved both to provide more gain and to reduce the output resistance in the high output state. This was accomplished by adding Q9 and Q10. When the output stage is operating in the linear region, that is, on the verge of switching to either the high or the low state, Q9 and Q10 form sort of an active collector load for Q8. The current through R15 is constant at approximately 2 mA as the output voltage changes through the active region. Hence, the percentage change in the collector current of Q8 due to the voltage change across R17 is made smaller by this pre-bias current; and the effective stage gain is increased.

With the output in the high state (Q8 cut off), the output resistance is equal to R15, as long as the load current is less than 2 mA. When the load current goes above this value, Q9 turns on; and the output resistance increases to 1.5k, the value of R17.

Remaining details of the circuit are that Q7 is connected as an emitter follower to make the circuit even less sensitive to transistor current gains. R16 limits the base drive to Q7 with the output saturated, while R17 limits the base drive to the output transistor, Q8. A resistor, R7, which can be used to terminate the twisted-pair line is also included on the chip. It is not connected directly across the inputs. Instead, one end is left open so that a capacitor can be inserted in series with the resistor. The capacitor significantly reduces the power dissipation in both the line transmitter and receiver, especially in low-duty-cycle applications, by terminating the line at high frequencies but blocking steady-state current flow in the terminating resistor.

Since line receivers are generally used repetitively in a system, the DS7820 has been designed with two independent receivers on a single silicon chip. The device is fabricated on a 41 x 49 mil-square die using the standard six mask planar-epitaxial process. The processing employed is identical to that used on TTL circuits, and the design does not impose any unusual demands on the processing. It is only required that various parts within the circuit match well, but this is easily accomplished in a monolithic integrated circuit without any special effort in manufacturing. A photomicrograph of the integrated circuit chip is shown in Figure 11.



TL/F/7188-12


FIGURE 11. Photomicrograph of the DS7820
Dual Line Receiver

The only components in the circuit which see voltages higher than standard logic circuits are the resistors used to attenuate the input signal. These resistors, R1, R7, R8 and R9, are diffused into a separate, floating, N-type isolation tub, so that the higher voltage is not seen by any of the transistors. For a ±15V input voltage range, the breakdown voltages required for the collector-isolation and collector-base diodes are only 15V and 19V, respectively. These breakdown voltages can be achieved readily with standard digital processing.

The purpose of the foregoing was to provide some insight into circuit operation. A more exact mathematical analysis of the device is developed in Appendix A.

# RECEIVER PERFORMANCE


The characteristics of the line receiver are described graphically in Figures 12 through 18. Figure 12 illustrates the effect of supply voltage variations on the threshold accuracy. The upper curve gives the differential input voltage required to hold the output at 2.5V while it is supplying 200  $\mu\text{A}$  to the digital load. The lower curve shows the differential input needed to hold the output at 0.4V while it sinks 3.5 mA from the digital load. This load corresponds to a worst case fanout of 2 with either DTL or TTL integrated circuits. The data shows that the threshold accuracy is only affected by  $\pm 60$  mV for a  $\pm 10\%$  change in supply voltage. Proper operation can be secured over a wider range of supply voltages, although the error becomes excessive at voltages below 4V.



TL/F/7188-13


FIGURE 12. Differential Input Voltage Required for High or Low Output as a Function of Supply Voltage

common mode voltage. The mismatches typically encountered give a threshold voltage change of  $\pm 100$  mV over a  $\pm 20$ V common mode range. This change can have either a positive slope or a negative slope.



TL/F/7188-14


FIGURE 13. Differential Input Voltage Required for High or Low Output as a Function of Common Mode Voltage



TL/F/7188-15

FIGURE 14. Voltage Transfer Function

The transfer function of the circuit is given in Figure 14. The loading is for a worst case fanout of 2. The digital load is not linear, and this is reflected as a non-linearity in the transfer function which occurs with the output around 1.5V. These transfer characteristics show that the only significant effect of temperature is a reduction in the positive swing at -55°C. However, the voltage available remains well above the 2.5V required by digital logic.



TIME (µs)

TL/F/7188-16

FIGURE 15. Response Time with and without an External Delay Capacitor

the input. The delay will generally be longer for negative going outputs than for positive going outputs.

Under normal conditions, the power dissipated in the receiver is relatively low. However, with large common mode input voltages, dissipation increases markedly, as shown in Figure 16. This is of little consequence with common mode transients, but the increased dissipation must be taken into account when there is a DC difference between the grounds of the transmitter and the receiver. It is important to note that Figure 16 gives the dissipation for one half the dual receiver. The total package dissipation will be twice the values given when both sides are operated under identical conditions.






FIGURE 16. Internal Power Dissipation as a Function of Common Mode Input Voltage

Figure 17 shows that the power supply current also changes with common mode input voltage due to the current drawn out of or fed into the supply through R9. The supply current reaches a maximum with negative input voltages and can actually reverse with large positive input voltages. The figure also shows that the supply current with the output switched into the low state is about 3 mA higher than with a high output.



TL/F/7188-18
FIGURE 17. Power Supply Current as a Function of
Common Mode Input Voltage

ably without greatly affecting the characteristics or the transmission line. If the resistor tolerance is a problem, however, an external resistor can be used in place of the one provided within the integrated circuit.



116 erl 048e1011 TL/F/7188-19

FIGURE 18. Variation of Termination Resistance with Temperature

# **DATA TRANSMISSION**

The interconnection of the DS7830 line driver with the DS7820 line receiver is shown in *Figure 19*. With the exception of the transmission line, the design is rather straightforward. Connections on the input of the driver and the output or strobe of the receiver follow standard design rules for DTL or TTL integrated logic circuits. The load presented by the driver inputs is equal to 3 standard digital loads, while the receiver can drive a worst-case fanout of 2. The load presented by the receiver strobe is equal to one standard load.

The purpose of C1 on the receiver is to provide DC isolation of the termination resistor for the transmission line. This capacitor can both increase the differential noise immunity, by reducing attenuation on the line, and reduce power dissipation in both the transmitter and receiver. In some applications, C1 can be replaced with a short between Pins 1 and 2, which connects the internal termination resistor of the DS7820 directly across the line. C2 may be included, if necessary, to control the response time of the receiver, making it immune to noise spikes that may be coupled differentially into the transmission lines.




FIGURE 19. Interconnection of the Line Driver and Line Receiver all and asvig at sound land

The effect of termination mismatches on the transmission line is shown in Figure 20. The line was constructed of a twisted pair of No. 22 copper conductors with a characteristic impedance of approximately 170 $\Omega$ . The line length was about 150 ns and it was driven directly from a DS7830 line driver. The data shows that termination resistances which are a factor of two off the nominal value do not cause significant reflections on the line. The lower termination resistors do, however, increase the attenuation.




FIGURE 20. Transmission Line Response with Various Termination Resistances

Figure 21 gives the line-transmission characteristics with various termination resistances when a DC isolation capacitor is used. The line is identical to that used in the previous example. It can be seen that the transient reponse is nearly the same as a DC terminated line. The attenuation, on the other hand, is considerably lower, being the same as an unterminated line. An added advantage of using the isolation capacitor is that the DC signal current is blocked from the termination resistor which reduces the average power drain of the driver and the power dissipation in both the driver and receiver.




FIGURE 21. Line Response for Various Termination Resistances with a DC Isolation Capacitor

The effect of different values of DC isolation capacitors is illustrated in *Figure 22*. This shows that the RC time constant of the termination resistor/isolation capacitor combination should be 2 to 3 times the line delay. As before, this data was taken for a 150 ns long line.




FIGURE 22. Response of Terminated Line with Different DC Isolation Capacitors

TURYTES-1
GURE 17. Power Supply Current as a Function of
Common Mode Input Voltage




FIGURE 23. Line Response With Different Terminations and Common Mode Input Voltages 20 10 210 210 210

In Figure 23, the influence of a varying ground voltage between the transmitter and the receiver is shown. The difference in the characteristics arises because the source resistance of the driver is not constant under all conditions. The high output of the transmitter looks like an open circuit to voltages reflected from the receiving end of the transmission line which try to drive it higher than its normal DC state. This condition exists until the voltage at the transmitting end becomes high enough to forward bias the clamp diode on the 5V supply. Much of the phenomena which does not follow simple transmission-line theory is caused by this. For example, with an unterminated line, the overshoot comes from the reflected signal charging the line capacitance to where the clamp diodes are forward biased. The overshoot then decays at a rate determined by the total line capacitance and the input resistance of the receiver.

When the ground on the receiver is 15V more negative than the ground at the transmitting end, the decay with an unterminated line is faster, as shown in *Figure 23b*. This occurs because there is more current from the input resistor of the receiver to discharge the line capacitance. With a terminated line, however, the transmission characteristics are the same as for equal ground voltages because the terminating resistor keeps the line from getting charged.

Figure 23c gives the transmission characteristics when the receiver ground is 15V more positive than the transmitter ground. When the line is not terminated, the differential voltage swing is increased because the high output of the driver will be pulled against the clamp diodes by the common mode input current of the receiver. With a DC isolation capacitor, the differential swing will reach this same value with a time constant determined by the isolation capacitor and the input resistance of the receiver. With a DC coupled termination, the characteristics are unchanged because the

differential load current is large by comparison to the common mode current so that the output transistors of the driver are always conducting.

The low output of the driver can also be pulled below ground to where the lower clamp diode conducts, giving effects which are similar to those described for the high output. However, a current of about 9 mA is required to do this, so it does not happen under normal operating conditions.

To summarize, the best termination is an RC combination with a time constant approximately equal to 3 times the transmission-line delay. Even though its value is not precisely determined, the internal termination resistor of the integrated circuit can be used because the line characteristics are not greatly affected by the termination resistor.

The only place that an RC termination can cause problems is when the data transmission rate approaches the line delay and the attenuation down the line (terminated) is greater than 3 dB. This would correspond to more than 1000 ft. of twisted-pair cable with No. 22 copper conductors. Under these conditions, the noise margin can disappear with low-duty-cycle signals. If this is the case, it is best to operate the twisted-pair line without a termination to minimize transmission losses. Reflections should not be a problem as they will be absorbed by the line losses.

# CONCLUSION

A method of transmitting digital information in high-noise environments has been described. The technique is a much more attractive solution than high-noise-immunity logic as it has lower power consumption, provides more noise rejection, operates from standard 5V supplies, and is fully compatible with almost all integrated logic circuits. An additional advantage is that the circuits can be fabricated with integrated circuit processes used for standard logic circuits.

The purpose of this appendix is to derive mathematical expressions describing the operation of the line receiver. It will be shown that the performance of the circuit is not greatly affected by the absolute value of the components within the integrated circuit or by the supply voltage. Instead, it depends mostly on how well the various parts match.

The analysis will assume that all the resistors are well matched in ratio and that the transistors are likewise matched, since this is easily accomplished over a broad temperature range with monolithic construction. However, the effects of component mismatching will be discussed where important. Further, large transistor current gains will be assumed, but it will be pointed out later that this is valid for current gains greater than about 10.

A schematic diagram of the DS7820 line receiver is shown in *Figure A-1*. Referring to this circuit, the collector current of the input transistor is given by

$$I_{C1} = \frac{V^{+} - V_{BE1} - V_{BE3} - V_{BE4}}{R9//R10 + R11 + R3//R8}$$

$$\frac{R3}{R4 + 2R6 + R3} \frac{V_{BE1} - \frac{R3//R11}{R8 + R3//R1} V_{IN}}{R9//R10 + R11 + R3//R8}$$

$$\frac{(V_{IN} - V^{+})}{R9 + R10//R11}$$

$$\frac{R10//R11}{R9 + R10//R11}$$
(A.1)

$$\frac{R3}{R4 + 2R6 + R3} \le 3$$

so it can be reduced to

$$I_{C1} = \frac{V^{+} - 3V_{BE} - \frac{R10}{R9}V^{+}}{R10 + R11 + R3}$$
(A.2)

which shows that the collector current of Q1 is not affected by the common mode voltage.

The output voltage on the collector of Q2 is

$$V_{C2} = V^{+} - I_{C2}R12$$
 (A.3)

For zero differential input voltage, the collector currents of Q1 and Q2 will be equal so Equation (A.3) becomes

$$V_{C2} = V^{+} - \frac{R12\left(V^{+} - 3V_{BE} - \frac{R10}{R9}V^{+}\right)}{R10 + R11 + R3}$$
 (A.4)

It is desired that this voltage be  $3V_{BE}$  so that the output stage is just on the verge of switching with zero input. Forcing this condition and solving for R12 yields

R12 = (R10 + R11 + R3)
$$\frac{V^{+} - 3V_{BE}}{V^{+} - 3V_{BE} - \frac{R10}{R9}V^{+}}$$
 (A.5)

This shows that the optimum value of R12 is dependent on supply voltage. For a 5V supply it has a value of 4.7 k $\Omega$ . Substituting this and the other component values into (A.4),

$$V_{C2} = 2.83V_{BE} + 0.081V^{+},$$
 (A.6)




FIGURE A-1. Schematic Diagram of One Half of the DS7820 Line Receiver

the voltage gain of the input stage.

An equivalent circuit of the input stage is given in Figure A-2. Noting that R6 = R7 = R8 and  $R2 \approx 0.1$  (R6 + R7//R8), the change in the emitter current of Q1 for a change in input voltage is

$$\Delta I_{E2} = \frac{0.9 \text{ R2}}{\text{R1} (0.9 \text{ R2} + \text{R}_{E2})} \Delta V_{IN}$$
 (A.7)

Hence, the change in output voltage will be

$$\Delta V_{OUT} = \alpha I_{E2}R12$$

$$= \frac{0.9 \,\alpha \,R2 \,R12}{R1 \,(0.9 \,R2 + R_{E2})} \Delta V_{IN} \qquad (A.8)$$

Since  $\alpha \cong 1$ , the voltage gain is in a munimula ent to sons

$$A_{V1} = \frac{0.9 \text{ R2 R12}}{\text{R1 (0.9 R2 + R}_{\text{E2}})} \tag{A.9}$$

The emitter resistance of Q2 is given by

$$R_{E2} = \frac{kT}{ql_{C2}}$$
 to other and no (A.10)

where 
$$I_{C2} = \frac{V^{+} - 3V_{BE}}{R12}$$
 (A.11)

where 
$$I_{C2} = \frac{V^+ - 3V_{BE}}{R12}$$
 (A.11)  
so  $R_{E2} = \frac{kT'R12}{q(V^+ - 3V_{BE})}$  (A.12)

Therefore, at 25°C where VVE = 670 mV and kT/q = 26 mV, the computed value for gain is 0.745. The gain is not greatly affected by temperature as the gain at -55°C where  $V_{BE} = 810 \text{ mV}$  and kT/q = 18 mV is 0.774, and the gain at 125°C where  $V_{BE} = 480$  mV and kT/q = 34 mV is 0.730.

With a voltage gain of 0.75, the results of Equation (A.6) show that the input referred threshold voltage will change by 0.11V for a 1V change in supply voltage. With the standard ±10-percent supplies used for logic circuits, this means that the threshold voltage will change by less than ±60 mV.

Finally, the threshold error due to finite gain in the output stage can be considered. The collector current of Q7 from the bleeder resistor R14, is large by comparison to the base current of Q8, if Q8 has a reasonable current gain. Hence, the collector current of Q7 does not change appreciably when the output switches from a logic one to a logic zero. This is even more true for Q6, an emitter follower which drives Q7. Therefore, it is safe to presume that Q6 does not It tollows that the gain of the output stage can be determined from the change in the emitter-base voltage of Q8 required to swing the output from a logic one state to a logic zero state. The expression

pression
$$\Delta V_{BE} = \frac{kT}{q} \log_{\theta} \frac{I_{C1}}{I_{C2}}$$
(A.13)

describes the change in emitter-base voltage required to vary the collector current from one value, IC1, to a second, IC2. With the output of the receiver in the low state, the

collector current of Q8 is
$$I_{OL} = \frac{V^{+} - V_{OL} - V_{BE9} - V_{BE10}}{R17} + \frac{V_{BE9}}{R15} - \frac{V_{BE8}}{R14} + \frac{V_{BE7}}{R13} + I_{SINK}, \quad (A.14)$$

where Vol. is the low state output voltage and ISINK is the current load from the logic that the receiver is driving. Noting that R13 = 2R14 and figuring that all the emitter-base voltages are the same, this becomes actual that and

$$\frac{V^{+} - V_{OL} - 2V_{BE}}{R17} + \frac{V_{BE}}{R15}$$

$$- \frac{V_{BE}}{2R14} + I_{SINK}$$
(A.15)

Similarly, with the output in the high state, the collector current of Q8 is vd beoutorthi stone anVA eriT assection nevip

$$\begin{split} I_{OH} &= \frac{V^{+} - V_{OH} - V_{BE9} - V_{BE10}}{R17} \\ &+ \frac{V_{BE9}}{R15} - \frac{V_{BE8}}{R14} \\ &+ \frac{V_{BE7}}{R13} - I_{SOURCE} \,, \end{split} \tag{A.16}$$

where VOH is the high-level output voltage and ISOURCE is the current needed to supply the input leakage of the digital circuits loading the comparator.

With the same conditions used in arriving at (A.15), this be-

$$\begin{split} I_{OH} &= \frac{V^{+} - V_{OH} - 2V_{BE}}{R17} + \frac{V_{BE}}{R15} \\ &- \frac{V_{BE}}{2R14} - I_{SOURCE} \end{split} \tag{A.17}$$




FIGURE A-2. Equivalent Circuit Used to Calculate Input Stage Gain

TL/F/7188-26

From (A.13) the change in the emitter-base voltage of Q8 in going from the high output level to the low output level is

$$\Delta V_{BE} = \frac{kT}{q} \log_{\theta} \frac{I_{OL}}{I_{OH}}$$
 (A.18)

providing that Q8 is not quite in saturation, although it may be on the verge of saturation.

The change of input threshold voltage is then

$$\Delta V_{TH} = \frac{kT}{qA_{V1}} log_{\theta} \frac{l_{OL}}{l_{OH}}$$
 (A.19)

where  $A_{V1}$  is the input stage gain. With a worst case fanout of 2, where  $V_{OH}=2.5$ V,  $V_{OL}=0.4$ V,  $I_{SOURCE}=40~\mu A$  and  $I_{SINK}=3.2$  mA, the calculated change in threshold is 37 mV at 25°C, 24 mV at -55°C and 52 mV at 125°C.

The measured values of overall gain differ by about a factor of two from the calculated gain. This is not too surprising because a number of assumptions were made which introduce small errors, and all these errors lower the gain. It is also not too important because the gain is high enough where another factor of two reduction would not cause the circuit to stop working.

The main contributors to this discrepancy are the non-ideal behavior of the emitter-base voltage of Q8 due to current crowding under the emitter and the variation in the emitter base voltage of Q7 and Q8 with changes in collector-emitter voltage (h<sub>RE</sub>).

Although these parameters can vary considerably with different manufacturing methods, they are relatively fixed for a given process. The  $\Delta V_{BE}$  errors introduced by these quanti-

ties, if known, can be added directly into Equation (A.18) to give a more accurate gain expression.

The most stringent matching requirement in the receiver is the matching of the input stage divider resistors: R1 with R8 and R2 with R3. As little as 1% mismatch in one of these pairs can cause a threshold shift of 150 mV at the extremes of the ±15V common mode range. Because of this, it is necessary to make the resistors absolutely identical and locate them close together. In addition, since R1 and R8 do dissipate a reasonable amount of power, they have to be located to minimize the thermal gradient between them. To do this, R9 was located between R1 and R8 so that it would heat both of these resistors equally. There are not serious heating problems with R2 and R3; however, because of their low resistance value, it was necessary even to match the lengths of the aluminum interconnects, as the resistance of the aluminum is high enough to cause intolerable mismatches. Of secondary importance is the matching of Q1 and Q2 and the matching of ratios between R11 and R12. A 1 mV difference in the emitter-base voltages of Q1 and Q2 causes a 30 mV input offset voltage as does a 1% mismatch in the ratio of R11 to R12.

The circuit is indeed insensitive to transistor current gains as long as they are above 10. The collector currents of Q4 and Q6 are made equal so that their base currents load the collectors of Q1 and Q2 equally. Hence, the input threshold voltage is affected only by how well the current gains match. Low current gain in the output transistor, Q8, can cause a reduction in gain. But even with a current gain of 10, the error produced in the input threshold voltage is less than 50 mV.

 $t_{\rm BE}=810~{\rm mV}$  and kT/q =  $18~{\rm mV}$  is 0.774, and the gain at 125°C where  $V_{\rm BE}=480~{\rm mV}$  and kT/q =  $34~{\rm mV}$  is 0.730. With a voltage gain of 0.75, the results of Equation (A.6) show that the input referred threshold voltage will change by 0.11V for a 1V change in supply voltage. With the standard t 10-porcent supplies used for logic circuits, this means that the threshold voltage will change by less than


Finally, the threahold error due to finite gain in the output stage can be considered. The collector ourront of Q7 from the blaeder resistor R14, is large by companion to the base current of CB, if O8 has a reasonable current gain, honce, the output switches from a logic one to a logic zero. This is oven more true for Q6, an emitter follower which drives Q7. Therefore, it is safe to presume that O8 does not

# **Transmission Line** Characteristics

# INTRODUCTION leave and to feet o and of euro ai aid?

Digital systems generally require the transmission of digital signals to and from other elements of the system. The component wavelengths of the digital signals will usually be shorter than the electrical length of the cable used to connect the subsystems together and, therefore, the cables should be treated as a transmissions line. In addition, the digital signal is usually exposed to hostile electrical noise sources which will require more noise immunity than required in the individual subsystems environment.

The requirements for transmission line techniques and noise immunity are recognized by the designers of subsystems and systems, but the solutions used vary considerably. Two widely used example methods of the solution are shown in Figure 1. The two methods illustrated use unbalanced and balanced circuit techniques. This application note will delineate the characteristics of digital signals in transmission lines and characteristics of the line that effect the quality, and will compare the unbalanced and balanced circuits performance in digital systems.





# NOISE

The cables used to transmit digital signals external to a subsystem and in route between the subsystem, are exposed to external electromagnetic noise caused by switching transients from actuating devices of neighboring control systems. Also external to a specific subsystem, another subsystem may have a ground problem which will induce noise on the system, as indicated in Figure 2.


The signals in adjacent wires inside a cable may induce electromagnetic noise on other wires in the cable. The induced electromagnetic noise is worse when a line terminated at one end of the cable is near to a driver at the same end, as shown in Figure 3. Some noise may be induced from relay circuits which have very large transient voltage swings compared to the digital signals in the same cable. Another source of induced noise is current in the common ground wire or wires in the cable.

National Semiconductor Application Note 108 Bill Fowler






**FIGURE 2. External Noise Sources** 



**FIGURE 3. Internal Noise Sources** 

# DISTORTION

The objective is the transmission and recovery of digital intelligence between subsystems, and to this end, the characteristics of the data recovered must resemble the data transmitted. In Figure 4 there is a difference in the pulse width of the data and the timing signal transmitted, and the corresponding signal received. In addition there is a further difference in the signal when the data is "AND"ed with the timing signal. The distortion of the signal occurred in the transmission line and in the line driver and receiver.



**FIGURE 4. Effect of Distortion** 




FIGURE 5. Signal Response at Receiver




FIGURE 6. Signal Rise Time

The rise time in a transmission line is not an exponential function but a complementary error function. The high frequency components of the step input are attenuated and delayed more than the low frequency components. This attenuation is inversely proportional to the frequency. Notice in Figure 6 particularly that the signal takes much longer to reach its final DC value. This effect is more significant for fast risetimes.

The Duty Cycle of the transmitted signal also causes distortion. The effect is related to the signal rise time as shown in Figure 7. The signal doesn't reach one logic level before the signal changes to another level. If the signal has a  $\frac{1}{2}$  (50%) Duty Cycle and the threshold of the receiver is halfway between the logic levels, the distortion is small. But if the Duty Cycle is  $\frac{1}{6}$  as shown in the second case the signal is considerably distorted. In some cases, the signal may not reach the receiver threshold at all.




FIGURE 7. Signal Distortion Due to Duty Cycle

This is due to the offset of the receiver threshold.





FIGURE 8. Slicing Level Distortion

#### **UNBALANCED METHOD**

Another source of distortion is caused by the IR losses in the wire. Figure 9 shows the IR losses that occur in a thousand feet of no. 22 AWG wire. Notice in this example that the losses reduce the signal below the threshold of the receiver in the unbalanced method. Also that part of the IR drop in the ground wire is common to other circuits—this ground signal will appear as a source of noise to the other unbalanced line receivers in the system.



TL/F/8826-9
FIGURE 9. Unbalanced Method

Transmission lines don't necessarily have to be perfectly terminated at both ends, (as will be shown later) but the termination used in the unbalanced method will cause additional distortion. Figure 10 shows the signal on the transmission line at the driver and at the receiver. In this case the receiver was terminated in  $120\Omega$ , but the characteristic impedance of the line is much less. Notice that the wave forms have significant steps due to the incorrect termination of the line. The signal is subject to misinterpretation by the line receiver during the period of this signal transient because of the distortion caused by Duty Cycle and attenuation. In addition, the noise margin of the signal is reduced.



TL/F/8826-10

# FIGURE 10. LM75451, DM7400 Line Voltage Waveforms

The signal waveforms on the transmission line can be estimated before hand by a reflection diagram. Figure 11 shows the reflection diagram of the rise time wave forms. The voltage versus current plot on left then is used to predict the transient rise time of the signal shown on the right. The initial condition on the transmission line is an IR drop across the line termination. The first transient on the line traverses from this initial point to zero current. The path it follows corresponds to the characteristic impedance of the line. The second transient on the diagram is at the line termination. As shown, the signal reflects back and forth until it reaches its final DC value.

Figure 12 shows the reflection diagram of the fall time. Again the signal reflects back and forth between the line termination until it reaches its final DC value. In both the rise and fall time diagrams, there are transient voltage and current signals that subtract from the particular signal and add to the system noise.




FIGURE 11. Line Reflection Diagram of Rise Time





FIGURE 12. Line Reflection Diagram of Fall Time

# **BALANCED METHOD**

In the balanced method shown in Figure 13, the transient voltages and currents on the line are equal and opposite and cancel each others noise. Also unlike the unbalanced



THE GROUND LOOP CURRENT IS MUCH LESS THAN SIGNAL CURRENT

TL/F/8826-13

# FIGURE 13. Cross Talk of Signals

The circuit used for a line receiver in the balanced method is a differential amplifier. Figure 14 shows a noise transient induced equally on lines A and line B from line C. Because the signals on line A and B are equal, the signals are ignored by the differential line receiver.

Likewise for the same reason, the differential signals on lines A and B from the driver will not induce transients on line C. Thus, the balanced method doesn't generate noise and also isn't susceptible to noise. On the other hand the unbalanced method is more sensitive to noise and also generates more noise.





FIGURE 14. Cross Talk of Signals

The characteristic impedance of the unbalanced transmission line is less than the impedance of the balanced transmission line. In the unbalanced method there is more capacitance and less inductance than in the balanced method. In the balanced method the Reactance to adjacent wires is almost cancelled (see *Figure 15*). As a result a transmission line may have a  $60\Omega$  unbalanced impedance and a  $90\Omega$  balanced impedance. This means that the unbalanced

method, which is more susceptible to IR drop, must use a smaller value termination, which will further increase the IR drop in the line.

FIGURE 15. Zo Unbalanced < Zo Balanced


The impedance measurement of an unbalanced and balanced line must be made differently. The balanced impedance must be measured with a balanced signal. If there is any unbalance in the signal on the balanced line, there will be an unbalance reflection at the terminator. Therefore, the lines should also be terminated for unbalanced signals. Figure 16 shows the perfect termination configuration of a balanced transmission line. This termination method is primarily required for accurate impedance measurements.



MEASURED PERFORMANCE

The unbalanced method circuit used in this application note up to this point is the unbalanced circuit shown in *Figure 1*. The termination of its transmission line was greater than the characteristic impedance of the unbalanced line and the

circuit had considerable threshold offset. The measured performance of the unbalanced circuit wasn't comparable to the balanced method. Therefore, for the following comparison of unbalanced and balanced circuits, an improved termination shown in Figure 17 will be used. This circuit terminates the line in  $60\Omega$  and minimized the receiver threshold offset.



TL/F/8826-17


FIGURE 17. Improved Unbalanced Method


A plot of the Absolute Maximum Data Rate versus cable type is shown in Figure 18. The graph shows the different performances of the DM7820A line receiver and the DM7830 line driver circuits with a worse case ½ Duty Cycle in no. 22 AWG stranded wire cables. In a single twisted pair cable there is less reactance than in a cable having nine twisted pairs and in turn this cable has less reactance than shielded pairs. The line length is reduced in proportion to the increased line attenuation which is proportional to the line reactance. The plot shows that the reactance and attenuation has a significant effect on the cable length. Absolute Maximum Data Rate is defined as the Data Rate at which the output of the line receiver is starting to be degraded. The roll off of the performance above 20 mega baud is due to the circuit switching response limitation.



TL/F/8826-18

FIGURE 18. Data Rate vs Cable Type








FIGURE 19. Data Rate vs Duty Cycle


FIGURE 20. Data Rate vs Line Termination

FIGURE 21. Data Rate vs Distortion of LM75452, DM7400

Figure 19 shows the reduction in Data Rate caused by Duty Cycle. It can be observed that the Absolute Maximum Duty Rate of 1/8 Duty Cycle is less than 1/2 Duty Cycle. The following performance curves will use 1/8 Duty Cycle since it is the worst case.

Absolute Maximum Duty Rate versus the Line Termination Resistance for two different lengths of cable is shown in Figure 20. It can be seen from the figure that the termination doesn't have to be perfect in the case of balanced circuits. It is better to have a termination resistor to minimize the extra transient signal reflecting between the ends of the line. The reason the Data Rate increases with increased Termination Resistance is that there is less IR drop in the

The graphs in Figure 21 show the Data Rate versus the Line Length for various percentages of timing distortion using the unbalanced LM75452 and DM7400 circuits shown in Figure 17. The definition of Timing Distortion is the percentage difference in the pulse width of the data sent versus the data received.




TL/F/8826-20

FIGURE 22. Data Rate vs Distortion of DM7820A, **DM7830** 

Data Rate versus the Line Length for various percentage of timing distortion using the balanced DM7820A and DM7830 circuit is shown in Figure 22. The distortion of this method is improved over the unbalanced method, as was previously theorized.


The Absolute Maximum Data Rate versus Line Lengths shown in the previous two figures didn't include any induced signal noise. Figure 23 shows the test configuration of the unbalanced circuits which was used to measure near end cross talk noise. In this configuration there are eight line drivers and one receiver at one end of the cable. The performance of the receiver measured in the presence of the driver noise is shown in Figure 24.

Figure 24 shows the Absolute Maximum Duty Rate of the unbalanced method versus line length and versus the number of line drivers corresponding to the test configuration delineated in Figure 23. In the noise measurement set-up there was a ground return for each signal wire. If there is only one ground return in the cable the performance is worse. The graph shows that the effective line length is drastically reduced as additional Near End Drivers are added. When this performance is compounded by timing distortion the performance is further reduced.



TI /F/8826-21

FIGURE 23. Signal Cross Talk Experiment Using DM75452, DM7400



TL/F/8826-22

FIGURE 24. Data Rate vs Signal Cross Talk of LM75452, **DM7400** 

Figure 25 shows the test configuration of the balanced circuit used to generate worst case Near End cross talk noise similar to the unbalance performance shown in the previous figure. Unlike the unbalanced case, there was no measurable degradation of the circuits Data Rate or distortion.





FIGURE 25. Signal Cross Talk Experiment Using DS7830, DS7820A



FROURE 24, Data Rate vs Signal Cross Talk of LW75482

Figure 25 shows the test configuration of the balanced circuit used to generate worst case Near End cross telk noise similar to the unbalance performance shown in the previous figure. Unlike the unbalanced case, there was no measurobta demodration of the circuits Data. But a crisistation in noisy electrical environments. On the other hand the unbalanced circuit works perfectly well with shorter lines and reduced data rates.

# **DEFINITION OF BAUD RATE**

Baud Rate = modulation rate of the channel and is defined as the reciprocal of the minimum pulse width.

Bits/sec (bps) = information rate of the channel and is defined as the number of bits transmitted in one second.

Note: For Non-Return to Zero (NRZ) coding, the baud rate is equal to the bit rate. For Manchester coding, the baud rate is equal to twice the bit rate.

#### REFERENCES

IC's for Digital Data Transmission, Widlar and Kubinec, National Semiconductor Application Note AN-22.

RADC TR73-309, Experimental Analysis of the Transmission of Digital Signals over Twisted Pair Cable, Hendrickson and Evanowski, *Digital Communication Section Communications and Navigation Division*, Rome Air Development Center, Griffis Air Force Base, New York.

Fast Pulse Techniques, Thad Dreher, E-H Research Laboratories, Inc., *The Electronic Engineer*, Aug. 1969.

Transient Analysis of Coaxial Cables, Considering Skin Effects, Wigingtom and Nahmaj, *Proceedings of the IRE*, Feb. 1957.

Relection and Crosstalk in Logic, Circuit Interconnection, John De Falco, Honeywell, Inc., IEEE Spectrum, July 1970.

Data Rate versus the Line Length for various percentage of timing distortion using the balanced DM7820A and DM7820 circuit is shown in Figure 22. The distortion of this method is improved over the unbalanced method, as was previously theorized.

The Absolute Maximum Data Kate versus Line Lengers shown in the previous two figures offen's include any include signal noise. Figure 23 shows the test configuration of the unbalanced circuits which was used to measure near end cross talk noise in this configuration there are eight line drivers and one receiver at one end of the cable. The performance of the receiver measured in the presence of the driver noise is shown in Figure 24.

Figure 24 shows the Absolute Maximum butly Hare of the unbalanced nethod versus line length and versus the number of line drivers corresponding to the test configuration delineated in Figure 28 in the noise meesurement set-up there was a ground return for each signal wire. If there is only one ground return in the cablo the performance is worse. The graph shows that the effective line length is

# **Transmission Line Drivers** and Receivers for **TIA/EIA Standards RS-422** and RS-423 of this standard need not meet the entire data sign

# INTRODUCTION vilsoimonoce from of segren rower

With the advent of the microprocessor, logic designs have become both sophisticated and modular in concept. Frequently the modules making up the system are very closely coupled on a single printed circuit board or cardfile. In a majority of these cases a standard bus transceiver will be adequate. However because of the distributed intelligence ability of the microprocessor, it is becoming common practice for the peripheral circuits to be physically separated from the host processor with data communications being handled over cables (e.g. plant environmental control or security system). And often these cables are measured in hundreds or thousands of feet as opposed to inches on a backplane. At this point the component wavelengths of the digital signals may become shorter than the electrical length of the cable and consequently must be treated as transmission lines. Further, these signals are exposed to electrical noise sources which may require greater noise immunity than the single chassis system.

It is the object of this application note to underscore the more important design requirements for balanced and unbalanced transmission lines, and to show that National's DS1691 driver and DS78LS120 receiver meet or exceed all of those requirements.

# THE REQUIREMENTS lov fluorio mago ent to 3000

The requirements for transmission lines and noise immunity have been adequately recognized by National Semiconduc-

National Semiconductor Application Note 214 das municam on a John Abbott visvierce to conservativ toddA ndoL John Goldie at pollargie stab to notional of tine guidelines provided by RS-422 an



tor's application note AN-108 and TIA/EIA standards TIA/ EIA-422-B (balanced) and TIA/EIA-423-B (unbalanced). In this application note the generic terms of RS-422 and RS-423 will be used to represent the respective TIA/EIA standards. A summary review of these notes will show that the controlling factors in a voltage digital interface are:

RS-423 for data signaling rate versus cable length. The data


(due to IR drop) in a 1000 load, with rise and fall times

- 1) The cable length levieces bus seven to ecceptiful
- 2) The data signaling rate
- 3) The characteristic of the interconnection cable
- 4) The rise time of the signal

RS-422 and RS-423 contain several useful guidelines relative to the choice of balanced circuits versus unbalanced circuits. Figures 1a and 1b are the digital interface for balanced (1a) and unbalanced (1b) circuits.

Even though the unbalanced interface circuit is intended for use at lower modulation rates than the balanced circuit, its use is not recommended where the following conditions ex-

- 1) The interconnecting cable is exposed to noise sources which may cause a voltage sufficient to indicate a change of binary state at the load.
- 2) It is necessary to minimize interference with other signals, such as data versus clock.
- 3) The interconnecting cable is too long electrically for unbalanced operation (Figure 2).



# CABLE LENGTH

While there is no maximum cable length specified, guidelines are given with respect to conservative operating distances as a function of data signaling rate. Figure 2 is a composite of the guidelines provided by RS-422 and RS-423 for data signaling rate versus cable length. The data is for 24 AWG twisted pair cable terminated for worst case (due to IR drop) in a  $100\Omega$  load, with rise and fall times equal to or less than one half unit interval at the applied data rate.

The maximum cable length between driver and load is a function of the data signaling rate. But it is influenced by:

- 1) A maximum common noise range of ±7 volts
  - A) The amount of common-mode noise
    - Difference of driver and receiver ground potential plus driver offset voltage and coupled peak random noise.
  - B) Ground potential differences between driver and load.
  - C) Cable balance

Differential noise caused by imbalance between the signal conductor and the common return (ground)

2) Cable termination


At rates above 200 kbps or where the rise time is 4 times the one way propagation delay time of the cable

3) Tolerable signal distortion



TL/F/5854-3

FIGURE 2. Data Signaling Rate vs Cable Length



Note: bps (bits per second) - Data Information Rate "the number of bits passed along in one second."

baud-Modulation Rate "the reciprocal of the minimum pulse width."

For NRZ bps = bauds

FIGURE 3a. Definition of Baud, Bits per Second (bps), Hertz (Hz) for NRZ and Manchester Coding

# DATA SIGNALING RATE

The TIA/EIA Standards recommend that the unbalanced voltage interface will normally be utilized on data, timing or control circuits where the data signaling rate on these circuits is below 100 kbps, and balanced voltage digital interface on circuits up to 10 Mbps. The voltage digital interface drivers and receivers meeting the electrical characteristics of this standard need not meet the entire data signaling range specified. They may be designed to operate over narrower ranges to more economically satisfy specific applications, particularly at the lower data signaling rates.

As pointed out in AN-108, the duty cycle of the transmitted signal contributes to the distortion. The effect is the result of rise time. Due to delay and attenuation caused by the cable, it is possible due to AC averaging of the signal, to be unable to reach one binary level before it is changed to another. If the duty cycle is ½ (50%) and the receiver threshold is midway between logic levels, the distortion is small. However if the duty cycle were ½ (12.5%) the signal would be considerably distorted.

# CHARACTERISTICS

# Driver Unbalanced (RS-423)

The unbalanced driver characteristics as specified by RS-423 are as follows:

- A driver circuit should be a low impedance (50Ω or less) unbalanced voltage source that will produce a voltage applied to the interconnecting cable in the range of 4V to 6V
- 2) With a test load of 450Ω connected between the driver output terminal and the driver circuit ground, the magnitude of the voltage (VT) measured between the driver output and the driver circuit ground shall not be less than 90% of the open circuit voltage magnitude (≥ 3.6V) for either binary state.
- 3) During transitions of the driver output between alternating binary states, the signal measured across a 450Ω test load connected between the driver output and circuit ground should be such that the voltage monotonically changes between 0.1 and 0.9 of V<sub>SS</sub>. Thereafter, the sig-






FIGURE 4. Unbalanced Driver Output Signal Waveform (\$24-27) becaused on (\$24-27)

nal shall not vary more than 10% of V<sub>SS</sub> from the steady state value, until the next binary transition occurs, and at no time shall the instantaneous magnitude of VT and  $\overline{\text{VT}}$  exceed |6V|, nor be less than |3.6V|. V<sub>SS</sub> is defined as the voltage difference between the two steady state values of the driver output.


# Driver Balanced (RS-422) and to other prolampia attab must

The balanced driver characteristics as specified by RS-422 are as follows:

- A driver circuit should result in a low impedance (100Ω or less) balanced voltage source that will produce a differential voltage applied to the interconnecting cable in the range of 2V to 10V.
- 2) With a test load of 2 resistors,  $50\Omega$  each, connected in series between the driver output terminals, the magnitude of the differential voltage (VT) measured between the 2 output terminals shall not be less than either 2.0V or 50% of the magnitude of  $V_O$ , whichever is greater. For the
- opposite binary state the polarity of VT shall be reversed (VT). The magnitude of the difference in the magnitude of VT and VT shall be less than 0.4V. The magnitude of the driver offset voltage (Vos) measured between the center point of the test load and driver circuit ground shall not be greater than 3.0V. The magnitude of the difference in the magnitude of Vos for one binary state and  $\overline{V}_{OS}$  for the opposing binary state shall be less than 0.4V.
- 3) During transitions of the driver output between alternating binary states, the differential signal measured across a 100Ω test load connected between the driver output terminals shall be such that the voltage monotonically changes between 0.1 and 0.9 of V<sub>SS</sub> within 10% of the unit interval or 20 ns, whichever is greater. Thereafter the signal voltage shall not vary more than 10% of V<sub>SS</sub> from the steady state value, until the next binary transition occurs, and at no time shall the instantaneous magnitude of VT or VT exceed 6V, nor less than 2V.

2400. The cable may be composed of twisted or untwisted pair (flat cable) and is not further specified within the standards

- 1) Conductor size of the 2 wires 24 AWG or larger, and wire resistance not to exceed  $30\Omega$  per 1000 feet per conductor.
- Mutual pair capacitance between 1 wire in the pair to the other should be less than 20 pF/ft.



TL/F/5854-9 ts = Time duration of the unit interval at the applicable modulation rate.

 $t_r \le 0.1 t_b$  when  $t_b \ge 200 \text{ ns}$ 

 $t_r \le 20 \text{ ns when } t_h < 200 \text{ ns}$ 

V<sub>SS</sub> = Difference in steady state voltages

 $V_{SS} = |V_t - V_t|_{T_0} V_{T_0}$ 

FIGURE 5. Balanced Driver Output Signal Waveform

#### Receiver

The receiver characteristics are identical for both balanced (RS-422) and unbalanced (RS-423) circuits. The electrical characteristics of a single receiver without termination or optional fail-safe provisions are specified as follows:

- 1) Over an entire common-mode voltage range of -7V to +7V, the receiver shall not require a differential input voltage of more than 200 mV to correctly assume the intended binary state. The common-mode voltage  $(V_{CM})$  is defined as the algebraic mean of the 2 voltages appearing at the receiver input terminals with respect to the receiver circuit ground. Reversing the polarity of VT shall cause the receiver to assume the opposite binary state. This allows for operations where there are ground differences caused by IR drop and noise of up to  $\pm 7V$ .
- To maintain correct operation for differential input signal voltages ranging between 200 mV and 6V in magnitude.

signal voltage shall not vary more than 10% of Vss from the steady state value, until the next binary transition occurs, and at no time shall the instantaneous magnitude of VT or  $\overline{\rm VT}$  exceed 6V, nor less than 2V.

any, the receiver shall tolerate a maximum differential signal of 12V applied across its input terminals without being damaged.

4) The total load including up to 10 receivers shall not have a resistance less than  $90\Omega$  for balanced, and  $450\Omega$  for unbalanced at its input points and shall not require a differential input voltage of greater than 200 mV for all receivers to assume the correct binary state.




FIGURE 6. Receiver Input Sensitivity Measurement

# SIGNAL RISE TIME

The signal rise time is a high frequency component which causes interference (near end cross-talk) to be coupled to adjacent channels in the interconnecting cable. The near-end crosstalk is a function of both rise time and cable length, and in considering wave shaping, both should be considered. Since in the balanced voltage digital interface the output is complementary, there is practically no cross-talk coupled and therefore wave shaping is limited to unbalanced circuits.

Per RS-423 the rise time of the signal should be controlled so that the signal has reached 90% of V<sub>SS</sub> between 10% and 30% of the unit interval at the maximum data signaling rate. Below 1 kbps the time to reach 90% V<sub>SS</sub> shall be between 100  $\mu s$  and 300  $\mu s$ . If a driver is to operate over a range of data signaling rates and employ a fixed amount of wave shaping which meets the specification for the maximum data signaling rate of the operating range, the wave shaping is considered adequate for all lesser modulation rates

However a major cause of distortion is the effect the transmission line has on the rise time of the transmitted signal. Figure 7 shows the effect of line attenuation and delay to a voltage step as it progresses down the cable. The increase of the rise time with distance will have a considerable effect on the distortion at the receiver. Therefore in fixing the amount of wave shaping employed, caution should be taken not to use more than the minimum required.

of the magnitude of Vo. whichever is greater. For the




FIGURE 7. Signal Rise Time on Transmission Line vs Line Length

# DS1691A, DS78LS120

# The Driver

The DS1691A/DS3691 are low power Schottky TTL line drivers designed to meet the above listed requirements of both standards. They feature 4 buffered outputs with high source and sink current capability with internal short circuit protection. The DS1691/DS3691 employ a mode selection pin which allows the circuit to become either a pair of balanced drivers (Figure 8) or 4 independent unbalanced drivers (Figure 9). When configured for unbalanced operation (Figure 10) a rise time control pin allows the use of an external capacitor to control rise time for suppression of near end cross-talk to adjacent channels in the interconnect cable. Figure 11 is the typical rise time vs external capacitor used

for wave shaping. Note that the rise time control capacitors are connected betwen the control pins and the respective outputs.

The DS3691 configured for RS-422 is connected  $V_{CC}=5V_{EE}=0V$ , and configured for RS-423 is connected  $V_{CC}=5V_{EE}=-5V$ . For applications with greater cable lengths the DS1691/DS3691 may be connected with a  $V_{CC}$  of 5 volts and  $V_{EE}$  of -5 volts. This will create an output which is symmetrical about ground, similar to Mil Standard 188-114. This mode is also allowed by the "B" revision of RS-422 (TIA/EIA-422-B) which relaxed to open circuit voltage from 6V to 10V in magnitude.

When configured as balanced drivers (Figure 8), each of the drivers is equipped with an independent TRI-STATE® control pin. By use of this pin it is possible to force the driver into its high impedance mode for applications using party line techniques. If the driver is used in multi-point applications (multiple drivers) the use of the response control capacitors is not allowed.

If the common-mode voltage, between driver 1 and all other drivers in the circuit, is small then several line drivers (and receivers) may be incorporated into the system. However, if the common-mode voltage exceeds the TRI-STATE common-mode range of any driver, then the signal will become attenuated by that driver to the extent the common-mode voltage exceeds its common-mode range (see *Figure 12*, top waveform).

It is important then to select a driver with a common-mode range equal to or larger than the common-mode voltage requirement of the system. In the case of RS-422 and RS-423 the minimum common-mode range would be  $\pm 7\mathrm{V}.$  The DS1691/DS3691 driver is tested to a common-mode range of  $\pm 10\mathrm{V}$  and will operate within the requirements of such a system (see *Figure 12*, bottom waveform).





FIGURE 8. DS3691 Connected for Balanced Mode Operation To a Principal Connected for Balanced Mode Operation

TL/F/5854-12






FIGURE 12. Comparison of Drivers without TRI-STATE Common-Mode Output Range (top waveforms) to DS3691 (bottom waveforms)





FIGURE 13. DS78LS120/DS88LS120 Dual Differential Line Receiver

differential TTL compatible line receivers which meet or exceed the above listed requirements for both balanced and unbalanced voltage digital interface.

The line receiver will discriminate a  $\pm 200$  millivolt input signal over a full common-mode range of  $\pm 10$  volts and a  $\pm 300$  millivolt signal over a full common-mode range of  $\pm 15$  volts

The DS78LS120/DS88LS120 include response control for applications where controlled rise and fall times and/or high

use of a response control pin for the addition of an external capacitor, which will not affect the line termination impedance of the interconnect cable. Noise pulse width rejection versus the value of the response control capacitor is shown in *Figure 15*. The combination of the filter followed by hysteresis will optimize performance in a worst case noise environment. The DS78C120/DS88C120 is identical in performance to the DS78LS120/DS88LS120, except it's compatible with CMOS logic gates.



TL/F/5854-18
FIGURE 14. Application of DS88LS120 Receiver Response Control and Hysteresis




FIGURE 15. Noise Pulse Width vs Response Control Capacitor

safe mode if the transmission line is open or short. To facilitate the detection of input opens or shorts, the DS78LS120/DS88LS120 incorporates an input threshold voltage offset. This feature will force the line receiver to a specific logic state if presence of either fault condition exists.

The receiver input threshold is  $\pm 200$  mV and an input signal greater than  $\pm 200$  mV insures the receiver will be in a specific logic state. When the offset control input is connected to a  $V_{CC}=5V$ , the input thresholds are offset from 200 mV to 700 mV, referred to the non-inverting input, or -200 mV to -700 mV, referred to the inverting input. Therefore, if

of noise.

For unbalanced operation, the receiver would be in an indeterminate logic state if the offset control input was open. Connecting the offset to +5V, offsets the receiver threshold 0.45V. The output is forced to a logic zero state if the input is open or short.

For balanced operation with inputs short or open, receiver C will be in an indeterminate logic state. Receivers A and B will be in a logic zero state allowing the NOR gate to detect the short or open fault condition. The "strobe" input will disable the A and B receivers and therefore may be used to "sample" the fail-safe detector (see Figure 17).




FIGURE 16. Fail-Safe Using the DS88LS120 Threshold Offset for Unbalanced Lines




FIGURE 17. Fail-Safe Using the DS88LS120 Threshold Offset for Balanced Lines

# CONCLUSION

This application note provides a brief overview of TIA/EIA-422-B and TIA/EIA-423-B. At the time of publication of this application note the Rev. B standards were draft standard

ISPRIT VOLTAGE

proposals only. For complete/current information on the respective standards the reader is referenced to the respective standards, as minor differences may exist between this document and the final versions.

# **Summary of Well Known Interface Standards**

# FORWARD ((a)), electrical (connector(s)), electric draward

Designing an interface between systems is not a simple or straight-forward task. Parameters that must be taken into account include: data rate, data format, cable length, mode of transmission, termination, bus common mode range, connector type, and system configuration. Noting the number of parameters illustrates how complex this task actually is. Additionally, the interface's compatibility with systems from other manufacturers is also critically important. Thus, the need for standardized interfaces becomes evident. Interface Standards resolve both the compatibility issue, and ease the design through the use of non-custom standardized Drivers and Receivers.

# INTRODUCTION

This application note provides a short summary of popular Interface Standards. In most cases, a table of the major electrical requirements and a typical application is illustrated. Interface Standards from the following standardization organizations are covered in this application note:

- TIA/EIA Telecommunications Industry Association/Electronics Industry Association
- CCITT International Telegraph and Telephone Consultative Committee—now replaced by the ITU International Telecommunications Union
- MIL-STD United States Military Standards
- FED-STD Federal Telecommunications Standard Committee now known as ITU.
- Other selected interface standards

There are two basic modes of operation for line drivers (generators) and receivers. The two modes are Unbalanced (Single-ended) and Balanced (Differential).

# UNBALANCED (SINGLE-ENDED) DATA TRANSMISSION

Unbalanced data transmission uses a single conductor, with a voltage referenced to signal ground (common) to denote logical states. In unbalanced communication only one line is switched. The advantage of unbalanced data transmission is when mulitple channels are required, a common ground can be used (see *Figure 1*). This minimizes cable and connector size, which helps to minimize system cost. The disadvantage of unbalanced data transmission is in its inability to reliably send data in noisy environments. This is due to very limited noise margins. The sources of system noise can include externally induced noise, cross talk, and ground potential differences.

National Semiconductor
Application Note 216
John Goldie






FIGURE 1. Unbalanced Data Transmission-3 Channel, 4 Line

# **BALANCED (DIFFERENTIAL) DATA TRANSMISSION**

Balanced data transmission requires two conductors per signal. In balanced communication two lines are switched. The logical states are referenced by the difference of potential between the lines, not with respect to ground. This fact makes differential drivers and receivers ideal for use in noisy environments (See Figure 2). Differential data transmission nullifies the effects of coupled noise and ground potential differences. Both of these are seen as common mode voltages (seen on both lines), not differential, and are rejected by the receivers. In contrast to unbalanced drivers, most balanced drivers feature fast transition times allowing for operation at higher data rates.




FIGURE 2. Balanced Data Transmission-3 Channel, 7 Line, Ground Optional

intended for use in Data Terminal Equipment/Data Circuitterminating Equipment (DTE/DCE) Interfaces. The classic example of the DTE/DCE interface is the "terminal to modem serial interface". However, the standards are not limited to use in DTE/DCE interfaces alone. In fact, many of the standards are commonly used in a wide variety of applications. Examples include Hard Disk Drive Interfaces, Factory Control Busses, and generic I/O Busses. Previously, EIA labeled the standards with the prefix "RS", which stood for recommended standard. This has been replaced with "TIA/ EIA", to help in identifying the source of the standard. The letter suffix represents the revision level of the standard. For example, TIA/EIA-232-E represents the fifth revision of RS-

TIA/EIA Data Transmission Standards cover the following areas: Complete Interface Standards, Electrical Only Standards, and Signal Quality Standards. Complete standards define functional, mechanical, and electrical specifications. Electrical only standards, as their name implies only defines electrical specifications. They are intended to be referenced by complete standards. Signal Quality Standards define terms and methods for measuring signal quality. Examples of each type are listed below.

Complete DTE/DCE Interface Standards

ni seu tot les EIA/TIA-232-En avente lelmeratio sexem

noisy environments (See FI A-085-AIT/AI3 tital data trans-

mission milities the effects of 65-AIT/AI3 se and ground

potential differences. Both of \$75-AIT/AIJen as common mode voltages (seen on both 1816-AI3/AITsrential, and are

Electrical Only Standards

Unbalanced Standards

EIA/TIA-232-E (Section 2)

TIA/EIA-423-B (draft)

EIA/TIA-562 **Balanced Standards** 

TIA/EIA-422-B (draft)

EIA-485

TIA/EIA-612

Signal Quality Standards

EIA-334-A

EIA-363

EIA-404-A

יוטים או ווים מ טווויוסוס שנמוועמוע שייטים ing the mechanical (connector(s)), electrical (driver/receiver characteristics), and functional (definition of circuits) reguirements for a serial binary DTE/DCE Interface. Under the electrical section, the standard specifies an unbalanced, unidirectional, point-to-point interface. The drivers feature a controlled slew rate, this allows the cable to be seen as a lumped load, rather than a transmission line. This is due to the fact that the driver's transition time is substantially greater than the cable delay (velocity × length). The maximum capacitive load seen by the driver is specified at 2,500 pF. The standard allows for operation up to 20 kbps (19.2 kbps). For higher data rates EIA/TIA-562 or TIA/EIA-423-B are recommended. Figure 3 illustrates a typical application, and Table I lists the major electrical requirements.

Key Features of the standard are:

- Single-Ended
- Point-to-Point Interface
- Large Polar Driver Output Swing
- Fully Defined Interface ShummooslaT Al9\AIT \*
- 20 kbps Maximum Data Rate

TABLE I. EIA/TIA-232-E Major Electrical Specifications

Parameter	Limit & Units
Driver Loaded Output Voltages (3 kΩ)	≥   5.0V
Driver Open Circuit Voltage	≤   25V
Driver Short Circuit Current	≤   100 mA
Maximum Driver Slew Rate	≤ 30 V/µs
Driver Output Resistance (Power Off)	≥ 300Ω
Receiver Input Resistance	$3 k\Omega$ to $7 k\Omega$
Maximum Receiver Input Voltage	±25V
Receiver Thresholds	±3V




FIGURE 3. Typical EIA/TIA-232-E Application

TL/F/5855-3

and receiver requirements only. The receivers' requirements are identical to the receivers' requirements specified in TIA/EIA-422-B standard. TIA/EIA-423-B is intended to be referenced by complete standards, such as EIA/TIA-530-A. TIA/EIA-423-B specifies a unidirectional, multidrop (up to ten receivers) interface. Advantages over EIA/TIA-232-E include: multiple receiver operation, faster data rates, and common power supplies (typically ±5V). Figure 4 illustrates a typical application, and Table II lists the major electrical requirements.

Note: RS-423-A is currently being revised; once approved it will become TIA/EIA-423-B. This is expected by the end of 1993. This section is based on the proposed draft standard.




FIGURE 4. Typical TIA/EIA-423-B Application

Key Features of the standard are:

- Unbalanced Driver and Balanced Receivers
- Multi-Drop (multiple receivers)
- Wave Shape Control (Driver Output)
- ±7V Receiver Common Mode Range
- ±200 mV Receiver Sensitivity
- 100 kbps Maximum Data Rate (@40 feet)
- 4000 Foot Maximum Cable Length (@ 1 kbps)

# TABLE II. TIA/EIA-423-B Major Electrical Specifications

Parameter	Limit & Units	
Driver Output Voltage (450Ω Load)	≥  3.6V	
Driver Open Circuit Voltage	≥  4.0V  & ≤  6.0V	
Driver Short Circuit Current	≤  150 mA	
Transition Time	Controlled	
Driver Output Leakage Current	≤  100 μA	
Receiver Specifications	See TIA/EIA-422-B	

TAI-561. EIA/TIA-562 specifies an unbalanced, unidirectional, point-to-point interface. This standard supports interoperability with EIA/TIA-232-E devices. Figure 5 illustrates a typical application, and Table III lists the major electrical requirements.




FIGURE 5. Typical EIA/TIA-562 Application

Key Features of the standard are:

- Unbalanced Driver and Receiver \_\_\_\_\_\_\_\_\_\_ and 0.1 \*\*
- Point-to-Point
   Apple Legis Cable 1 on Maximum too 7 000 \*

PIGURE 7. Typical TIA/EIA-421

- Inter-Operability with EIA/TIA-232-E Devices
- 64 kbps Maximum Data Rate

# TABLE III. EIA/TIA-562 Major Electrical Specifications

Parameter	Limit & Units	
Driver Loaded Output Voltage (Min. Level)	≥   3.3V	
Driver Open Circuit Output Voltage	≤   13.2V	
Driver Loaded Output Voltage (3 k $\Omega$ )	≥   3.7V	
Driver Short Circuit Current	≤   60 mA	
Driver Transition Time	Controlled	
Maximum Driver Slew Rate	≤ 30 V/μs	
Driver Output Resistance (Power Off)	≥ 300Ω	
Receiver Input Resistance	$3 k\Omega$ to $7 k\Omega$	
Maximum Receiver Input Voltage	±25V	
Receiver Thresholds	±3V	

## TIA/EIA BALANCED (DIFFERENTIAL) STANDARDS

#### TIA/EIA-422-B

TIA/EIA-422-B is an electrical standard, specifying a balanced driver and balanced receivers. The receivers' requirements are identical to the receivers' requirements specified in TIA/EIA-423-B. This standard specifies a unidirectional, single driver, multiple receivers, terminated, balanced interface. Figure 6 illustrates a point-to-point typical application with termination located at the receiver input (end of cable). Figure 7 illustrates a fully loaded TIA/EIA-422-B interface. Again termination is located at the end of the cable, also stub length should be minimized to limit reflections. Table IV lists the major electrical requirements of the TIA/EIA-422-B Standard.

NOTE: RS-422-A is currently being revised; once approved it will become TIA/EIA-422-B. This is expected by the end of 1993. This section is based on the proposed draft standard.

Key Features of the standard are:

- Balanced Interface
   Balanced Interface
- Multi-Drop (Multiple Receiver Operation)
- 10 Mbps Maximum Data Rate (@ 40 feet)
- 4000 Foot Maximum Cable Length (@ 100 kbps)

TABLE III. EIA/TIA-562 Major Electrical Specifications

 Inter-Operability with EIA/TIA-232-E Dev . 64 kbps Maximum Data Rate

#### TABLE IV. TIA/EIA-422-B Major Electrical Specifications

Parameter Dis Drive	Limit & Units		
Driver Open Circuit Voltage	≤ 10V ber beom		
Driver Loaded Output Voltage	≥   2.0V   000 bn		
Balance of Loaded Output Voltage	≤ 400 mV		
Driver Output Offset Voltage	≤ 3.0V		
Balance of Offset Voltage	≤ 400 mV		
Driver Short Circuit Current	≤  150 mA		
Driver Leakage Current     elds T bas	≤   100 µA		
Driver Output Impedance	≤ 100Ω		
Receiver Input Resistance	≥ 4 kΩ ∃\AIT		
Receiver Thresholds	±200 mV		
Receiver Internal Bias	≤ 3.0V		
Maximum Receiver Input Current	3.25 mA		
Receiver Common Mode Range	±7V (±10V)		
Receiver Operating Differential Range	±200 mV to ±6V		
Maximum Differential Input Voltage	±12V		

TL/F/5855-6

. 100 kbps Maximum Data Rate (@40 fe




FIGURE 6. Typical TIA/EIA-422-B Point-to-Point Application




FIGURE 7. Typical TIA/EIA-422-B Multidrop Application

TL/F/5855-7

#### **EIA-485**

EIA-485 is an electrical standard, specifying balanced drivers and receivers. It provides all the advantages of TIA/EIA-422-B along with supporting multiple driver operation. EIA-485 is the only TIA/EIA standard that allows for multiple driver operation. This fact allows for multipoint (party line) configurations. The standard specifies a bi-directional (half duplex), multipoint interface. Figure 8 illustrates a typical multipoint application, and Table V lists the major electrical requirements.


OTHER EIA/TIA STANDARDS


#### Key Features are:

- Balanced Interface
- EIA-966-A defines a complete interfa minal Equipment (DTE) and Automorphismod Inioquillim.
- Operation From a Single +5V Supply tools and (BOA)
- −7V to +12V Bus Common Mode Range
- Up to 32 Transceiver Loads (Unit Loads)
- 10 Mbps Maximum Data Rate (@ 40 feet) A A A A A A
- 4000 Foot Maximum Cable Length (@ 100 kbps)

TABLE V. EIA-485 Major Electrical Specifications

Parameter	Limit & Units \All
Driver Open Circuit Voltage	10≤ 16.00   ≥01A
Driver Loaded Output Voltage	u≥ 1.5V or qu eats
	≤   200 mV
Maximum Driver Offset Voltage	electrical requirerV0:8s
Balance of Driver Offset Voltage	≤   200 mV
Driver Transition Time	≤ 30% Tui
Driver Short Circuit Current (-7V to +12V)	≤   250 mA
Receiver Thresholds	± 200 mV
Maximum Bus Input Current + 12V/-7V   Spariov fug	≤1.0 mA/≤ 0.8 mA uO becsol to earlied








FIGURE 8. Typical EIA-485 Application

TL/F/5855-8

rates up to 52 Mbps using ECL technology. This standard specifies a unidirectional, point-to-point interface. Figure 9 illustrates a typical application with termination located at the receiver input (end of cable). Table VI lists the major electrical requirements of the TIA/EIA-612 Standard. This Standard is referenced by TIA/EIA-613, and together implement a HSSI (High Speed Serial Interface).

**TABLE VI. TIA/EIA-612 Major Electrical Specifications** 

Parameter	Limit and Units		
Driver Open Circuit Voltage	≤  1.5V		
Driver Loaded Output Voltage	≥  590 mV		
Balance of Loaded Output Voltage	≤  100 mV   √S1 4		
Driver Output Offset Voltage	≤ 0V and ≥ -1.6\		
Balance of Offset Voltage	≤  100 mV		
Driver Short Circuit Current	≤ 50 mA		
Receiver Thresholds	±150 mV		
Receiver Input Range	-0.5V to -2.0V		
Receiver Input Current	≤ 350 µA		
Maximum Differential Input Voltage	≤ 1.5V		

complete synchronous standards.

#### configurations. The standard specifies a bi-directions.

EIA-363 defines signal quality terms for non-synchronous serial DTE/DCE interfaces. This standard is referenced by the complete non-synchronous standards.

#### **EIA-366-A**

EIA-366-A defines a complete interface between Data Terminal Equipment (DTE) and Automatic Calling Equipment (ACE). The electrical requirements for the drivers and receivers are identical to those in EIA/TIA-232-E.

#### EIA-404-A

EIA-404-A defines signal quality for start-stop non-synchronous DTE/DCE interfaces.

. Up to 32 Transceiver Loads (Unit Loads)

TL/F/5855-15

#### **EIA-408**

EIA-408 defines a complete parallel interface between Data Terminal Equipment (DTE) and Numerical Control Equipment (NCE). The interface is limited to short distances and utilizes TTL type drivers and receivers. The drivers are required to sink 48 mA with a VOL of  $\leq$  0.4V, and source 1.2 mA with a VOH of  $\geq$  2.4V. Short circuit protection is also recommended.




FIGURE 9. Typical TIA/EIA-612 Point-to-Point Application



specifying the function of the lines (Data, Timing, & Control) and a 37 position connector. This standard references TIA/ EIA-422-B and TIA/EIA-423-B standards for line driver and receiver requirements and characteristics. The standard supports data rates up to 2 Mbps. The size of the specified connector has prevented wide spread acceptance of this standard. New designs are utilizing EIA/TIA-530-A instead of EIA-449. US MILITARY STANDARDS

#### EIA/TIA-530-A

Mil. STD 188C (Low Level) EIA/TIA-530-A is a complete standard specifying a high speed DTE/DCE serial interface. It is a complete standard specifying the function of the lines (Data, Timing, & Control) and a 25 position connector. This standard references TIA/EIA-422-B and TIA/EIA-423-B standards for line driver and receiver requirements and characteristics. The standard supports data rates up to 2.1 Mbps. Two connector options are provided; a common 25 position D connector, and a smaller 26 position connector. Design and part and a smaller 26 position connector.

Note: Connector pinout differences exists between EIA-530 and EIA/TIA-Table VIII lists the major electrical specification of A-005. STD

#### EIA/TIA-561

EIA/TIA-561 is a complete standard specifying a non-synchronous DTE/DCE serial interface. It is a complete standard specifying the function of the lines (Data, Timing & Control) and a small 8 position connector (MJ8). This standard references EIA/TIA-562 standard for line driver and receiver requirements and characteristics. The standard supports data rates up to 38.4 kbps. 01 2 of (40 16409)

## Driver Output Short Circuit Gurrent | ± 100 nn 475-AIT/AI3

EIA/TIA-574 is a complete standard specifying a non-synchronous DTE/DCE serial interface. It is a complete standard specifying the function of the lines (Data, Timing, & Control) and a 9 position connector. This standard references EIA/TIA-562 standard for line driver and receiver requirements and characteristics. The standard supports data rates up to 38.4 kbps.

### TIA/EIA-613 # 824 822 820 821 827 822 824 825 82

TIA/EIA-613 is a complete standard specifying a general purpose DTE/DCE interface for data rates up to 52 Mbps. This standard specifies functional and connector specifica-

To come and not need need not vital total till

## CCITT STANDARDS (ITU)

CCITT (International Telegraph and Telephone Consultative Committee) creates and maintains standards which are intended to help standardize international telecommunication services. These standards are recommended technical practices and approaches, however, in some countries they can be considered mandatory. CCITT reviews its standards on a 4 year cycle. Many of the Interface standards are located in volume eight of the CCITT "V" series. This volume is titled "Data Communication over the Telephone Network". Some of the Interface standards are also covered in the "X" series. The CCITT prefix has been replaced by ITU for International Telecommunications Union and the term CCITT will eventually be phased out. A cross reference is provided in lecommendation V.28 defines the electrical charginy eldan for an unbalanced interface. This standard specifies driver

TABLE VII. V and X Series Cross Reference

	enT bash X Seriess-ATTAIS
is in the slew. Vere specifical	x.26) Tolstened
en the +3/rttV -3/ level)	(@20 ldps), 75:Xasured betwe

#### Recommendation V.10 eggs emas and viloegs shabnals

Recommendation V.10 defines the electrical characteristics for an unbalanced interface. This recommendation specifies an unbalanced driver and a balanced receiver. With the exception of generator (driver) open circuit output voltage specification, V.10 generator (driver) requirements are very similar to the TIA/EIA-423-B standard. In V.10 the driver is loaded with a 3.9 kΩ resistor to ground, while in the TIA/ EIA-423-B standard the driver is unloaded. The V.10 receiver is specified with ±300 mV thresholds, while the TIA/EIA-423-B receiver supports a tighter specification of ±200 mV. Other smaller differences also exist. Therefore, for exact conditions and requirements consult the respective stan-

#### Recommendation V.11

Recommendation V.11 defines the electrical characteristics for a balanced Interface. V.11 specifies a balanced driver and balanced receivers. With the exception of generator (driver) open circuit output voltage specification, V.11 generator (driver) requirements very similar to the TIA/EIA-422-B

FIGURE 10. Typical Mit-STD-188C Application

standard. V.11 requires a 3.9 k $\Omega$  differential load for the driver's open circuit output, while TIA/EIA-422-B test conditions require no load (open circuit). The Receiver specifications are also very similar, with the exception of the input threshold specification. Recommendation V.11 requires thresholds of  $\pm 300$  mV while TIA/EIA-422-B requires a tighter specification of  $\pm 200$  mV. Other smaller differences also exist. Therefore, for exact conditions and requirements consult the respective standards.

#### Recommendation V.24

Recommendation V.24 defines the function of interchange circuits for DTE/DCE interfaces. Circuit class (Data, Timing, or Control), direction, and definition are all defined in this recommendation. V.24 is intended to be referenced by other recommendations.

### **Recommendation V.28**

Recommendation V.28 defines the electrical characteristics for an unbalanced Interface. This standard specifies driver output and receiver input characteristics. The standard is very similar to the Electrical section (2) of the EIA/TIA-232-E standard. The one notable exception in the generator (driver) requirements is the slew rate specification. The EIA/TIA-232-E lower limit for slew rate is 3 V/us (@20 kbps), (measured between the +3V and -3V level), while in V.28 the lower limit is 4 V/µs (@20 kbps). Both standards specify the same upper limit of 30 V/µs under light loading conditions. EIA/TIA-232-E defines the complete interface, while V.28 only defines the electrical section of EIA/TIA-232-E. The complete interface standard is covered by CCITT Recommendations V.28 (electrical), V.24 (functional), and ISO 2110 & 4902 (mechanical). For complete specifications refer to CCITT Recommendation V.28.

#### Recommendation V.35

Recommendation V.35 is actually a modern standard that also defines a balanced interface. While many applications operate at data rates substantially higher than 48 kbps (typically > 1 Mbps), the interface is only defined to operate up to 48 kbps. For low speed control lines the standard recom-

mends the use of V.28 generators (drivers) and receivers. For use on high speed data and timing lines the standard recommends the use of unique V.35 balanced generators (drivers). The drivers feature a small swing of  $\pm 0.55 V$  across a termination load of  $100\Omega$ . The generator is also specified to have polar swings around ground, yielding a 0V offset voltage. Most implementations use differential current mode drivers with external resistors to implement V.35 balanced generators. V.35 has been rescinded, and V.10 and V.11 generators are recommended as replacements.

#### **US MILITARY STANDARDS**


#### MIL STD 188C (Low Level)

Military Standard 188C (MIL-STD-188C) is similar to EIA/TIA-232-E in the fact that it specifies an unbalanced point-to-point interface. However, the driver's requirements are slightly different. The driver is still required to develop a  $\mid 5V \mid$  level. The maximum driver output level is specified at 7V  $\mid$ , and the match between VOL and VOH levels must be within 10% of each other. The driver's slew rate is specified to be between 5% and 15% of the applicable modulation rate. Most drivers require an external capacitor to control the slew rate. Figure 10 illustrates a typical application, and Table VIII lists the major electrical specification of MIL-STD-188C

# TABLE VIII. MIL-STD-188C Major Electrical Specifications

Parameter 10 noilor	Limit & Units
Unloaded Driver Output Level	±5V Min., ±7V Max.
Driver Output Resistance (Power ON) ( $I_O \le 10$ mA)	100Ω Max. Tevisos que anias raises al oqque
Driver Output Short Circuit Current	±100 mA
Driver Output Slew Rate	5% to 15% of Modulation Rate
Receiver Input Resistance	≥6 kΩ bas (onnoc
Receiver Input Thresholds	±100 μΑ





TL/F/5855-9

FIGURE 10. Typical MIL-STD-188C Application




FIGURE 11. MIL STD 188-114A Unbalanced
Typical Application

#### MIL STD 188-114A

Military Standard 188-114 specifies four different interfaces; three balanced and one unbalanced. The balanced interfaces are divided into three types, two of which are voltage mode, and one of which is current mode. See *Figures 11, 12* and *13.* Voltage mode, type 1, defines an interface for data rates up to 100 kbps. An additional requirement of type 1 is a polar (around ground) output swing. This provides a zero offset output voltage. Voltage mode, type 2, drivers operate up to 10 Mbps and require the same parameters as EIA/TIA-422-A drivers. Additionally, type 2, drivers can have an output offset up to 3V. Current mode, type 3, drivers operate beyond 10 Mbps. The receiver specified for type 1 & 2 balanced, and unbalanced drivers are identical to the receivers specified in TIA/EIA-422-B and TIA/EIA-423-B standards.




FIGURE 12. MIL STD 188-114A Balanced, Type 1 Typical Application




FIGURE 13. MIL STD 188-114A Balanced, Type 2 Typical Application

#### **MIL STD 1397**

Military Standard 1397 specifies two interfaces. These are termed "slow" and "fast". The slow interface operates up to 42 kbps, while the fast interface is defined to operate up to 250 kbps. Comparators and/or discretes components are used to implement drivers and receivers.

#### FEDERAL TELECOMMUNICATIONS STANDARDS

Federal Standards are from the Federal Telecommunications Standards Committee, which is an advisory committee that adopts TIA/EIA interface standards.

#### FED STD 1020A

The FEDSTD 1020A is identical to TIA/EIA-423-B. It is intended for United States, non-military government use.

#### FED STD 1030A

The FEDSTD 1030A is identical to TIA/EIA-422-B. It is intended for United States, non-military government use.

#### OTHER STANDARDS

#### IEEE488

The IEEE (Institute of Electrical and Electronics Engineers) also has a standard developing arm. Generally the IEEE standards deal with complete Bus specifications. IEEE488 is a complete Bus standard covering the electrical, mechanical, and functional specification of a parallel instrumentation bus. The bus is commonly used for communication of lab test equipment and machinery control. The standard allows for 15 devices to be connected together, over cable lengths up to 60 feet. The standard defines 16 lines composed of 3 control, 5 management, and 8 data lines. The major electrical specifications are summarized in Table IX.

#### TABLE IX. Major IEEE488 Electrical Requirements

Symbol	Parameter	Conditions	Min	Max	Units
Voh	Driver Output Voltage	$I_{OH} = -5.2 \text{mA}$	2.4	N	DIBULK <b>V</b> GO
V <sub>OL</sub>	Driver Output Voltage	I <sub>OL</sub> = 48 mA	es a brief overvic	0.4	hisyappiical
loz	Driver Output Leakage Current	V <sub>O</sub> = 2.4V	rejam srll tuo tnik	±40	πο ΑμΑ
ГОН	Driver Output Current Open Collector	$V_0 = 5.25V$	lustrate a typisa i a standordized i fully assissy the or		fostes μΑπν
VIH	Receiver Input Voltage		2.0		Vona
V <sub>IL</sub>	Receiver Input Voltage			0.8	V
I <sub>IH</sub>	Receiver Input Current	$V_{IN} = 2.4V$		40	μΑ
I <sub>IL</sub>	Receiver Input Current	$V_{IN} = 0.4V$		-1.6	mA
ICL	Receiver Clamp Current	$V_{IN} = -1.5V$		12	mA
RL <sub>1</sub>	Termination Resistor	$V_{CC} = 5V \pm 5\%$	2850	3150	Ω
RL <sub>2</sub>	Termination Resistor	V = GND	5890	6510	Ω

used on 360/370 equipment and allows up to 10 I/O ports. This unbalanced interface employs  $95\Omega$  terminated coax such that noise is limited to less than 400 mV. Figure 14 illustrates a typical application, and Table X lists the major electrical requirements.




FIGURE 14. GA-22-6974-0 Typical Application

TABLE X. Major Electrical Requirements of GA-22-6974-0 anothib A.

Symbol	Parameter 0501 CTECH	Conditions	Min	Max	Units
V <sub>OH</sub> V <sub>OH</sub> V <sub>OL</sub>	Driver Output Voltage Agent of TIA/EIA- EIGSTD 1030A is identical to TIA/EIA- I for United States, non-military govern	$I_{OH} = 30 \mu\text{A}$	sad drivers are EIA-422-8 and 11.6	5.85 0.15	8 2Valenci ecvers s staryards.
V <sub>IH</sub> V <sub>IL</sub>	Receiver Input Threshold	анто «ана» — « [5	0.7	1.7 -\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	< v
cs Engineers	Receiver Input Current	V <sub>IN</sub> = 3.11V V <sub>IN</sub> = 0.15V	0.24	-0.42 nas	mA mA
deal, mechan Linstrum <sub>NI</sub> V municationV	Receiver Input Voltage Range Power ON Power OFF	TLF/5855-11 is a co anced, ical, s	-0.15 -0.15	URE 12, MIL ST Type 1 Type	DIR V
RIN 19VO 13	Receiver Input Impedance	0.15V ≤ V <sub>IN</sub> ≤ 3.9V	7.4		kΩ
Tino senil 81	Receiver Input Current	V <sub>IN</sub> = 0.15V		240	μΑ
ZosldaT ni b	Cable Impedance	nojam	83	101	Ω
Ro	Cable Termination	PD ≤ 390 mW	90	100	Ω
	Noise (Signal and Ground)	IX Mejor IEEE498 Electrics	TABLE	400	mV

COL		C.I	$\boldsymbol{\alpha}$	м
COL	ᆫ	OI.	v	ı.e.

This application note provides a brief overview of various interface standards from several standardization organizations. It is only intended to point out the major requirements of each standard and to illustrate a typical application. When selecting or designing a standardized interface it is highly recommended to carefully review the complete standard.

Standards can be ordered from the respective organizations

or from: Global Engineering Documents 2805 McGraw Avenue monito revinci P.O. Box 19539 Irvine, CA 92714 USA (800) 854-7179 pelloV jugal reviece R

Au



The Electronics Industries Association (EIA), in 1983, approved a new balanced transmission standard called RS-485. The EIA RS-485 standard addresses the problem of data transmission, where a balanced transmission line is used in a party-line configuration. It is similar in many respects to the popular EIA RS-422 standard; in fact RS-485 may be considered the outcome of expanding the scope of RS-422 to allow multipoint—multiple drivers and receivers sharing the same line—data transmission. The RS-485 standard, like the RS-422 standard, specifies only the electrical characteristics of the driver and the receiver to be used at the line interface; it does not specify or recommend any protocol. The protocol is left to the user.

The EIA RS-485 standard has found widespread acceptance and usage since its ratification. Users are now able to configure inexpensive local area networks and multi-drop communication links using twisted pair wire and the protocol of their choice. They also have the flexibility to match cable quality, signalling rate and distance to the specific application and thus obtain the best tradeoff between cost and performance. The acceptance of the RS-485 standard is also reflected by the fact that other standards refer to it when specifying multipoint data links. The ANSI (American National Standards Institute) standards IPI (Intelligent Peripheral Interface) and SCSI (Small Computer Systems Interface) have used the RS-485 standard as the basis for their voltage mode differential interface class. The IPI standard specifies the interface between disc drive controllers and host adapters and requires a data rate of 2.5 megabaud over a 50 meters NRZ data link. The SCSI standard specifies the interface between personal computers, disc drives and printers at data rates up to a maximum of 4 megabaud over 25 meters

It is not possible to use standard gate structures and meet the requirements of RS-485. The modifications necessary to comply with the DC requirements of the standard tend to exact a heavy toll on speed and other AC characteristics like skew. However, it is possible to vastly improve the ac performance by employing special design techniques. The DS3695 family of chips made by National Semiconductor meets all the requirements of EIA RS-485, and still provides ac performance comparable with most existing RS-422 devices. The chip set consists of four devices: they are the DS3695/DS3696 transceivers and the DS3697/DS3698 repeaters. National's RS-485 devices incorporate several features in addition to those specified by the RS-485 standard. These features provide greater versatility, easier use and much superior performance. This article discusses the requirements of a multi-point system, and the way in which RS-485 addresses these requirements. It also explains the characteristics necessary and desirable in the multi-point drivers and receivers, so that these may provide high performance and comply with generally accepted precepts of data transmission practice.

#### WHY RS-485?

Until the introduction of the RS-485 standard, the RS-422 standard was the most widely accepted interface standard for balanced data transmission. The RS-422 drivers and re-




FIGURE 1a. An RS-422 Configuration




FIGURE 1b. A Typical RS-485 Party-Line Configuration


TL/F/8579-2

ceivers were intended for use in the configuration shown in Figure 1a. The driver is at one end of the line; the termination resistor (equal to  $100\Omega$ ) and up to 10 receivers reside at the other end of the line. This approach works well in simplex (unidirectional) data transmission applications, but creates problems when data has to be transmitted back and forth between several pieces of equipment. If several Data Terminal Equipments (DTEs) have to communicate with one another over long distances using RS-422 links, two such balanced lines have to be established between each pair of DTEs. The hardware cost associated with such a solution would normally be unacceptable.

A party line is the most economical solution to the above problem. RS-422 hardware could conceivably be used to implement a party line if the driver is provided with TRI-STATE® capability, but such an implementation would be subjected to severe restrictions because of inadequacies in the electrical characteristics of the driver. The biggest problem is caused by ground voltage differences. The common mode voltage on a balanced line is established by the enabled driver. The common mode voltage at the receiver is the sum of the driver offset voltage and the ground voltage difference between the driver and the receiver. In simplex systems only the receiver need have a wide common mode range. Receiver designs that provide a wide common mode range are fairly straightforward. In a party-line network several hundred feet long, in which each piece of equipment is earthed at a local ac outlet, the ground voltage difference between two DTEs could be as much as a few volts. In such a case both the receiver and the driver must have a wide common mode range. Most RS-422 drivers are not designed to remain in the high impedance state over a wide enough common mode range, to make them immune to even small ground drops.

Classical line drivers are vulnerable to ground drops because of their output stage designs. A typical output stage is shown in Figure 2a. Two such stages driven by complementary input signals, may be used to provide the complementary outputs of a differential line driver. Transistors Q1 and Q4 form a Darlington pull up for the totem pole output stage; Q2 is the pull down transistor. The phase splitter Q3 switches current between the upper and lower transistors to obtain the desired output state. DSUB is the diode formed by the collector of Q2 and the grounded substrate of the integrated circuit. The output in Figure 2a can be put into the high impedance state by pulling down the bases of transistors Q3 and Q4. Unfortunately, the high impedance state cannot be maintained if the output is pulled above the power supply voltage or below ground voltage. In party-line applications, where ground voltage differences of a few volts will be common, it is essential that the drivers be able to hold the high impedance state while their outputs are taken above VCC and below ground.

The output in Figure 2a can be taken high until the emitterbase junction of Q1 breaks down. Thereafter, the output will be clamped to a zener voltage plus a base-collector diode voltage above VCC; VCC could be zero if the device is powered off. If the output is taken below ground, it will cause the substrate diode, DSUB, associated with Q2 to turn on and clamp the output voltage at a diode drop below ground. If a disabled driver turns on and clamps the line, the signal put out by the active driver will get clipped and distorted. It is also possible for ground drops to cause dangerously large substrate currents to flow and damage the devices as illustrated in Figure 2b. Figure 2b depicts two drivers A and B; it shows the pull down transistors (Q2A and Q2B) and their associated substrate diodes (DSUB-A and DSUB-B) for the two drivers A and B. Here driver A is ON in the low output state; driver B is disabled, and therefore, should neither source nor sink current. The ground of driver A is 3 volts lower than that of driver B. Consequently, the substrate diode DSUB-B sees a forward bias voltage of about 2.7V (the collector-emitter voltage of Q2A will be about 0.3V), which causes hundreds of milliamperes of current to flow out of it.



TL/F/8579-3

FIGURE 2a. Driver Output Stage (not RS-485)





FIGURE 2b. Two DCEs Separated by a Ground Drop 1101100 2011 in 1000 110110



vd bellevert eonstelb girt bnuch etemborages erb FIGURE 2c. Bus Contention and blove of riguone liams ed Izum Inelansif egs

Another problem is line contention, i.e. two drivers being 'ON' simultaneously. Even if the protocol does not allow two drivers to be on at the same time, such a contingency could arise as a result of a fault condition. A line contention situation, where two drivers are on at the same time, is illustrated in Figure 2c. Here, drivers A and B are 'ON' simultaneously; driver A is trying to force a high level on the line whereas driver B is trying to force a low level. Transistors Q1A and Q2B are 'ON' while transistors Q2A and Q1B are 'OFF'. As a result, a large current is sourced by Q1A and sunk by Q2B: the magnitude of this current is limited only by the parasitic resistances of the two devices and the line. The problem is compounded by any ground drop that may exist between the two contending drivers. This large contention current can cause damage to one or both of the contending drivers. Most RS-422 drivers are not designed to handle line contention.

A multi-point driver should also be capable of providing more drive than a RS-422 driver. The RS-422 driver is only required to drive one 100Ω termination resistor, and ten receivers each with an input impedance no smaller than  $4 k\Omega$ . A party-line, however, would have to be terminated at both ends; it should also be able to drive more devices to be useful and economical operant to ener not two enertiest

Because of the above limitations, it is quite impractical to use RS-422 hardware to interconnect systems on a partyline. Clearly, a new standard had to be generated to meet

the more stringent hardware requirements of muti-point data links o ebutingsm ent ,Am 062 of behind et magnitude o.ski

## THE RS-485 STANDARD

The RS-485 standard specifies the electrical characteristics of drivers and receivers that could be used to implement a balanced milti-point transmission line (party-line). A data exchange network using these devices will operate properly in the presence of reasonable ground drops, withstand line contention situations and carry 32 or more drivers and receivers on the line. The intended transmission medium is a 120Ω twisted pair line terminated at both ends in its characteristic impedance. The drivers and receivers can be distributed between the termination resistors as shown in Figure he driver. If the propagation delay is comparable to :dt

The effects of ground voltage differences are mitigated by expanding the common mode voltage (VCM) range of the driver and the receiver to -7V < V<sub>CM</sub> < +12V. A driver forced into the high impedance state, should be able to have its output taken to any voltage in the common mode range and still remain in the high impedance state, whether powered on or powered off. The receiver should respond properly to a 200 mV differential signal super-imposed on any common mode voltage in this range. With a 5V power supply, the common mode voltage range specified by RS-485 has a 7V spread from either supply terminal. The system will therefore perform properly in the presence of ground drops and longitudinally coupled extraneous noise, provided that the sum of these is less than 7 volts.

and  $V_{\rm CC}/2$ , will satisfy the requirements of a unit load). It was anticipated that most manufacturers would design their drivers and receivers such that the combined load of one receiver and one disabled driver would be less than one unit load. This would require the RS-485 receiver to have three times the input resistance of a RS-422 receiver. The required receiver sensitivity is  $\pm 200$  mV—the same as for RS-422. The driver is required to provide at least 1.5V across its outputs when tied to a terminated line populated with 32 transceivers. Although this output voltage is smaller than the 2.0V specified for RS-422, a careful design of the driver, with special regard to ac performance, can allow the user to operate a multi-point network at data rates and distances comparable to RS-422.

RS-485 has additional specifications to guarantee device safety in the event of line contention or short circuits. An enabled driver whose output is directly shorted to any voltage in the common mode range, is required to limit its current output to  $\pm 250$  mA. Even with such a current limit, it is possible for a device to dissipate as much as 3 Watts (if the device draws 250 mA while shorted to 12 volts). Power dissipation of such a magnitude will damage most ICs; therefore, the standard requires that manufacturers include some additional safeguard(s) to protect the devices in such situations.

The  $\pm 250$  mA current limit also serves another purpose. If a contending driver is abruptly turned off, a voltage transient, of magnitude  $I_{\rm C}Z/2$ , is reflected along the line as the line discharges its stored energy ( $I_{\rm C}$  is the contention current and Z is the characteristic impedance of the line). This voltage transient must be small enough to avoid breaking down the output transistors of the drivers on the line. If the contention current is limited to 250 mA, the magnitude of this voltage transient, on a 120 $\Omega$  line, is limited to 15V, a value that is a good compromise between transistor breakdown voltage and speed.

#### AC PERFORMANCE

To achieve reliable transmission at high data rates over long distances, the driver should have optimum ac characteristics. The response should be fast and the output transients sharp and symmetrical.

- (1) Propagation Delay: The propagation delay through the driver should be small compared to the bit interval so that the data stream does not encounter a bottle-neck at the driver. If the propagation delay is comparable to the bit interval, the driver will not have time to reach the full voltage swing it is capable of. In lines a few hundred feet long, the line delay would impose greater limits on data throughput than the driver propagation delay. However, a fast driver would be desirable for short haul networks such as those in automobile vehicles or disc drives; in the latter case high data throughput would be essential. Driver propagation delays less than 20 ns would be very good for a wide range of applications.
- (2) Transition Time: For distortion free data transmission, the signal at the farthest receiver must have rise and fall times much smaller than the bit interval. Signal distortion results from driver imbalance, receiver threshold offset

threshold can cause severe pulse width distortion if the rise time is comparable to the bit interval. For lines longer than about five hundred feet, the rise time would be dominated by the line and not the driver. In short-haul networks, the transient response of the driver can significantly affect signal distortion; a faster transient creates less distortion and hence permits a smaller bit interval and a higher baud rate. A rise time less than 20 ns will be a good target spec., for it will permit a baud rate of 10 Meg over 50' of standard twisted pair wire with less than 5% distortion.


The driver should provide the above risetime and propagation delay numbers while driving a reasonable capacitance, say 100 pF from each output, in addition to the maximum resistive load of  $54\Omega$ . A properly terminated transmission line appears purely resistive to the driver. Most manufacturers take this into account and specify their driver delays with 15 pF loads. However, if any disabled transceivers are situated close to the driver (such that the round trip delay is less than the rise time), the input capacitances of these transceivers will appear as lumped circuit loads to the driver. The driver output rise time will then be affected by all other devices in such close proximity. In the case of high speed short-haul networks, where rise time and propagation delay are critical. several devices could be clustered in a short span. In such an instance, specifying propagation delays with 15 pF loads is quite meaningless. A 100 pF capacitive load is more reasonable; even if we allocate a generous 20 pF per transceiver, it allows up to six transceivers to be clustered together in an eight foot span (the eight foot span is the approximate round trip distance travelled by the wavefront in one rise time of 20 ns).

(3) Skew: The ideal differential driver will have the following waveform characteristics: the propagation delay times from the input to the high and low output states will be equal; the rise and fall times of the complementary outputs will be equal and the output waveforms will be perfectly symmetrical.

If the propagation delay to the low output state is different from the propagation delay to the high output state, there is said to be 'propagation skew' between output states. If a square wave input is fed into a driver with such skew, the output will be distorted in that it will no longer have a 50% duty cycle.

If the mid-points of the waveforms from the two complementary driver outputs are not identical, there is said to be SKEW between the complementary outputs. This type of skew is undesirable because it impairs the noise immunity of the system and increases the amount of electromagnetic emission.

Figure 3a shows the differential signal from a driver that has no skew. Figure 3b shows the case when there is 80 ns of skew. The first signal makes its transition uniformly and passes rapidly through 0V. The second waveform flattens out for tens of nanoseconds near 0V. Unfortunately, this flat region occurs near the receiver threshold. A common mode noise spike hitting the inputs of a slightly unbalanced receiver would create a small differential noise pulse at the receiver inputs. If this noise



pulse occurs when the driver transition is flat near 0V, there will be a glitch at the receiver output. A glitch could also occur if a line reflection reaches the receiver input when the driver transition is temporarily flat. Skew is insidious in that it can cause erroneous outputs to occur at random. It can also increase the amount of electromagnetic interference (EMI) generated by the transmission system. If the complementary outputs are perfectly symmetrical, and the twisted pair medium is perfectly balanced, the radiation from one wire is cancelled exactly by the radiation from the other wire. If there is skew between the outputs, there will be net radiation proportional to the skew.

(4) Balance: The impedance seen looking into each of the complementary inputs of the transceiver should be identical. If there is any imbalance at these nodes, the common mode rejection will be degraded. Any DC imbalance, due to a mismatch in the receiver input resistances, will manifest itself as an offset in the receiver threshold, and can be easily detected during testing. AC imbalance is more difficult to detect, but it can hurt noise immunity at high frequencies. A sharp common mode noise spike striking an unbalanced receiver will cause a spurious differential signal. If the receiver is fast enough (as it is bound to be in most cases), it will respond to this noise signal. It is best to keep the imbalance below 4 pF. This number is reasonable to achieve; in addition, the combined imbalance of 32 transceivers will still provide sufficient immunity from h.f. interference.


#### **DESIGN CONSIDERATIONS**

The driver poses the greatest design challenge. Its speed, drive and common mode voltage requirements are best met using a bipolar process. National Semiconductor uses an established Schottky process with a  $5\mu$  deep epitaxial layer. NPN transistors are fabricated with LVCEO values greater than 15V to satisfy the breakdown requirements. It will be


seen that lateral PNP transistors are crucial to the driver. The  $5\mu$  EPI process provides adequate lateral PNP transistors, and NPN transistors of sufficient speed.


Figure 4 shows the driver output circuit used by National. It is a standard totem pole output circuit modified to provide a common mode range that exceeds the supply limits. If the driver output is to be taken to -7V while the driver is in TRI-STATE, precautions must be taken to prevent the substrate diodes from turning on. This is achieved in the lower output transistor Q1 by including Schottky diode S1 in series. The only way to isolate the upper half of the totem pole from the substrate is by using a lateral PNP transistor. In Figure 4, a lateral PNP transistor is used to realize current source IG. Lateral PNP transistors are, however, notoriously slow; the trick therefore is not to use the PNP transistor in the switching path. In the circuit shown, the PNP transistor is a current source which feeds NPN transistor Q2 and therefore, does not participate in the switching function. This allows National's driver to have 15 ns propagation delays and 10 ns rise times. A Darlington stage cannot be used instead of Q2 because it would reduce the voltage swing below the 1.5V specification. Consequently, the rise time is bound to be significantly larger than the fall time, resulting in a large skew. National's driver uses a patented circuit with a plurality of discharge paths, to slow down the fall time so that it matches the rise time, and to keep the two transition times on track over temperature. This keeps the skew small (2 ns typical at 25°C) over the entire operating temperature range. The symmetry of the complementary outputs of National's DS3695 driver can be seen from the photographs in Figure 5. The lateral PNP transistor which has been kept out of the switching path has nevertheless got to be turned on or off when the driver is respectively enabled or disabled. Another patented circuit is used to hasten turn-on and turn-off of the lateral PNP transistors so that these switch in 25 ns instead of in 100 ns. Consequently, the driver can be enabled or disabled in 35 ns.

TL/F/8579-8




8-50





**Complementary Outputs** 



tention situations. One way of doing this is by sensing current and voltage to determine power, and then if necessary, turning the device off or limiting its output current to prevent damage. This method has the advantage of fast detection of a fault and rapid recovery from one. However, too many contingencies have to be accounted for; the corresponding circuitry will increase the die size and the cost beyond what would be acceptable in many low cost applications. National preferred the simpler and inherently more reliable thermal shutdown protection scheme. Here, the device is disabled when the die temperature exceeds a certain value. This method is somewhat slower (order of milliseconds), but fast enough to protect the part. A fault would usually result from a breakdown in network protocol or from a hardware failure. In either case it is immaterial how long the device takes to shut down or recover as long as it stays undamaged. It would be useful to be notified of the occurrence of a fault in any particular channel, so that remedial action may be taken. Two of National's devices, the DS3696 receiver and the DS3698 repeater, provide a fault reporting pin which can flag the processor or drive an alarm LED in the event of a fault. National also decided to make its devices as single transceivers housed in 8 pin mini DIP packages. If thermal shutdown protection is employed, it is pointless to have dual or quad versions because a faulty channel will shut down a good one. Since most RS-485 applications will employ single channel serial data, the 8 pin package will give optimum flexibility, size and economy.

The receiver has 70 mV (typical) hysteresis for improved noise immunity. Hysteresis can contribute some distortion, especially in short lines, if the rise and fall times are different. However, this is more than adequately compensated for by the noise immunity it provides with long lines where rise times are slow. The matched rise and fall times with National's drivers assure low pulse width distortion even at short distances and high data rates.

This article sets out to describe the new innovative low power CMOS RS-232C driver and receiver IC's introduced by National Semiconductor with particular reference to the EIA RS-232C standard. Comparison will also be made with existing bipolar driver and receiver circuits.

The DS14C88 and DS14C89A are monolithic MOS circuits utilizing a standard CMOS process. Important features are a wide operating voltage range (4.5V–12.6V), together with ESD and latch up protection and proven reliability.

The Electronics Industries Association released Data Terminal Equipment (DTE) to Data Communications Equipment (DCE) interface standards to cover the electrical, mechanical and functional interface between/among terminals (i.e. teletypewriters, CRT's etc.) and communications equipment (i.e. modems, cryptographic sets etc.).

The EIA RS-232C is the oldest and most widely known DTE/DCE standard. Its European version is CCITT V.24 specification. It provides for one-way/non-reversible, single ended (unbalanced) non-terminated line, serial digital data transmission.

The DS14C88 quad CMOS driver and its companion circuit, the DS14C89A quad CMOS receiver, combine to provide an efficient low power system for RS-232C or CCITT V.24 applications.




FIGURE 1. EIA RS-232C Application

#### THE DRIVER

The DS14C88 quad CMOS line driver is a pin replacement of the existing bipolar circuit DS1488/MC1488.

The DS14C88 is fabricated in CMOS technology and therefore has an inherent advantage over the bipolar DS1488/MC1488 line driver in terms of current consumption. Under worst case static conditions, the DS14C88 is a miser when it comes to current consumption. In comparison with the DS1488/MC1488 line driver, a current consumption reduction to 500 µA max versus 25 mA can be achieved.

The RS-232C specification states that the required driver output voltage is defined as being between +5V and +15V and is positive for a logic "0" (+5V to +15V) and negative for a logic "1" (-5V to -15V). These voltage levels are defined when driver is loaded (3000 $\Omega < R_L < 7000\Omega )$ . The DS14C88 meets this voltage requirement by converting HC or TTL/LSTTL levels into RS-232C levels through one stage of inversion.

In applications where strict compliance to RS-232C voltage levels is not essential, a  $\pm 5V$  power supply to the driver may be used. The output voltage of the DS14C88 will be high enough to be recognized by either the 1489 or 14C89A receiver as valid data.

The RS-232C specification further states that, during transitions, the driver output slew rate must not exceed  $30V/\mu s$ . The inherent slew rate of the equivalent bipolar circuit DS1488/MC1488 is much too fast and requires the connection of one external capacitor (330–400 pF) to each driver output in order to limit the slew rate to the specified value. However, the DS14C88 does not require any external components. The DS14C88 has a novel feature in that unique internal slew rate control circuitry has been incorporated which eliminates the need for external capacitors; to be precise, a saving of four capacitors per package. The 14C88 minimizes RFI and transition noise spikes by typically setting the slew rate at  $5V-6V/\mu s$ . This will enable optimum noise performance, but will restrict data rates to below 40k baud.

The DS14C88 can also withstand an accidental short circuit from a conductor in the interconnecting cable to any one of four outputs in a package without sustaining damage to itself or its associated equipment.




FIGURE 2. DS14C88 Line Driver Block Diagram

TL/F/8681-2

### THE RECEIVER of It marks with a result of the result of th

The DS14C89A quad CMOS line receiver is a pin replacement of the existing bipolar circuit DS1489/MC1489/ DS1489A/MC1489A.

The DS14C89A is fabricated in CMOS technology giving it an inherent advantage over the bipolar DS1489/MC1489/ DS1489A/MC1489A circuits in terms of power consumption. Under worst case static conditions a power consumption reduction of 97% (900 µA against 26 mA) is achieved.

The RS-232C specification states that the required receiver input impedance as being between  $3000\Omega$  and  $7000\Omega$  for input signals between 3.0V and 25.0V. Furthermore, the receiver open circuit bias voltage must not be greater than

The DS14C89A meets these requirements and is able to level shift voltages in the range of -30V to +30V to HC or TTL/LSTTL logic levels through one stage of inversion. A voltage of between -3.0V and -25.0V is detected as a logic "1" and a voltage of between +3.0V and +25.0V is detected as logic "0".

The RS-232C specification states that the receiver should interpret an open circuit or power off condition (source impedance of driver must be  $300\Omega$  or more to ground) as an OFF condition. In order to meet this requirement the input threshold of the DS14C89A is positive with respect to ground resulting in an open circuit or "power off" condition being interpreted as a logic "0" at the input.

Although the DS14C89A is pin replacement for the bipolar circuits DS1489/MC1489/DS1489A/MC1489A, its performance characteristics are modeled on the DS1489A/ MC1489A.

The response control input on each of the bipolar circuits facilitates the rejection of noise signals by means of an external capacitor between each response control pin and


When communicating between components of a data processing system in a hostile environment, spurious data such as ground shifts and noise signals may be introduced and it can become difficult to distinguish between a valid data signal and those signals introduced by the environment.

The DS14C89A eliminates the need for external response control capacitors and overcomes the effects of spurious data by means of unique internal noise filtering circuitry. Figure 4 shows typical turn on threshold versus response control capacitance for existing bipolar devices. Note the curve for the DS14C89A CMOS device. The DS14C89A will not recognize any input signal whose pulse width is less than 1 µs, regardless of the voltage level of that input signal. Noise rejection in the bipolar parts depends on the voltage level of the noise transients. Therefore, in hostile environments the CMOS parts offer improved noise rejection properties. The DS14C89A has an internal comparator which provides input hysteresis for noise rejection. The



FIGURE 3. DS14C89A Line Receiver Block Diagram

DS14C89A has a typical turn-on voltage of 2.0V and a typical turn-off voltage of 1.0V resulting in 1.0V of hysteresis.



#### FIGURE 4

#### TYPICAL APPLICATIONS

Obviously the major advantage of these CMOS devices is that with the large reduction of operating current, it is now possible to implement the "FULL" RS-232 interface in remote or portable equipment. Imagine that previously a designer, using a CMOS µP, RAM, ROM, and peripherals, could implement a complete system that consumes between 200 and 300 mW, but just adding the RS-232 interface (one driver, and one receiver) would add another 450 to 700 mW to the total system power consumption. This would severely shorten the battery life. The CMOS driver and receiver would only add about 40-50 mW.

In addition, the CMOS devices provide better noise rejection in harsh EMI environments, thus better data integrity. At the same time the internal slew rate limiting of the driver reduces the output transition time along the cable interface, hence reducing RFI emission, and easing the ability for portable (or non-portable) systems to meet FCC noise emission regulations. Also, since space is a premium in remote and portable systems, by integrating the function of the external capacitors on-chip (eliminating 8 capacitors), and designing these into S.O. packages, significant reduction in board space can be achieved.

For example, Figure 5 shows a small CMOS system utilizing a CMOS NSC800 microprocessor, NSC858 CMOS UART, CMOS RAM/ROM, and a clock timer. This system runs off a 9V battery so a DC-DC converter is used to generate -9V for the RS-232 interface. In this design a standard DC-DC convert IC is used to generate a -9V supply from the single +9V battery.

As a second example, a "cheater" RS-232 interface is sometimes implemented. This interface is compatible with the current RS-232 driver/receiver products, but rather than using a ± (9-15)V supply, a ±5V supply is used. The drivers will not meet the RS-232 output voltage level specifications, but will correctly drive either the CMOS or bipolar receivers. The DC-DC converter circuit in Figure 5 may be used to implement this. While for non-portable applications this can be done with the old bipolar 1488/89s, the DC-DC

converter is somewhat simpler with the CMOS parts due to the much reduced current consumption.

The RS-232 driver/receivers are also useful in non-power sensitive multi-user computers. Imagine a 16 terminal cluster controller for a multi-user computer system, *Figure 6*. This controller would require 16 drivers and 16 receivers

with a total power of 8 watts when using the bipolar devices. The CMOS devices need only 400 mW.

Also proper noise rejection for receivers and slew rate limiting for the driver would require 128 capacitors for the bipolar parts, but they are unnecessary in the CMOS implementation.




FIGURE 5. Typical portable system application using CMOS μP, ROM, RAM, and UART.

RS-232 interface is shown using 7660 supply inverter and CMOS Receiver/Driver.

+9V battery.

As a second example, a "cheater" RS-232 interface is sometimes implemented. This interface is compatible with the ourrent RS-232 driver/receiver products, but rather than using a ±(9-15)V supply, a ±5V supply is used. The drivers will not meat the RS-232 output voltage level specifications, but will correctly drive either the CMOS or bipolar reseivers. The DC-DC converter circuit in Figure 5 may be selvers. The DC-DC converter circuit in Pigure 5 may be

SEPUT AND REPORT SEPURATION NO.25 OUTFUT TUPE SENTER CHIER PLOWN)

FIGURE 3. DS14C89A Line Receiver Block Diagram




FIGURE 6. A multi-terminal application showing a comparison of Bipolar vs CMOS solutions.

on an abstract model which forms the basis for analysis of communication protocol and various node functions.

#### SYSTEM CONFIGURATION

Figure 1 presents a general view of the system. The system is a contralized single master multiple slave-node scheme. All units are connected together by a balanced wisted pair. The expandable interconnection of different subsystems is actived with 9600 Baud communication over a standard UART bus. The bus handles the interface between a master controller and the intelligent nodes.

he approach to have a contraitzed central system offers is everal advantages as compared against a non-centralized system. It prevents the problem of bus monopolization by a suity node and is potentially cheaper due to the need for noily one complex node (master). The master-slave archiecture also prevents bus contention problems.

The master is a COP420L. The COP420L is a 4-bit microcontroller with a software UART that handles asynchronous communication with other processors at speeds up to 9600 Raud.

The use of 4-bit 49r microcontrollers (COP413L) at the nodes not only provides intelligence which reduces the required bus bandwidth, it also reduces the incremental cost associated with automotive multiplexing. All standard nodes

#### THE COMMUNICATION PROTOCOL

The master unit addresses the remote units sequentially and receives a status reply from each individual node. Data communication is via the standard UART format. It has a start bit, eight data bits, an even parity bit and one stop bit commation to be transmitted from the master to a slave node is organized as a frame. Each frame contains the adress of destination and command or data. The information in a frame is transmitted as byte format Address/data differentiation is done by means of a flag. The byte is an adtress byte if the MSB is sat ("1"), otherwise it is a data byte. Two different types of addressing achemes have been independed into the communication protocol; node addressing and class addressing rogether slave nodes with common functions, indeed on the same class executed either by specific individual cute the commands may be executed either by specific individual and sa National involved four classes with seven slave nodes per class. So, the total number of nodes possible in the seminater is seven its.

#### INTRODUCTION

The evolutionary development of vehicle electronic systems has rapidly increased the number of individual wires in the vehicle. The conventional wiring harness will not provide solutions to the problems such as reducing size and weight in addition to meeting cost and reliability objectives. Several approaches have been taken to provide long term solutions. None has succeeded. Miniaturization of cables and wires is one example of a temporary solution.

Multiplexing on the other hand has been regarded as a technique which allows considerable savings to be made in the size and cost of the harness. It can also enhance reliability by reducing the number of electrical connections.

In a multiplex system the control functions will be distributed around the vehicle and complex interconnections between diagnostic terminals, sensors, instruments and switches will not add to the harness complexity. With all its advantages it has not been implemented on a production car yet. The reason has been economical feasibility and lack of suitable semiconductor components for power switching. But, with the rapid technology advances in power FETs and introduction of low cost microcomputers, multiplex wiring can be regarded as a logical successor to conventional wiring systems. Extended development efforts are necessary to introduce a reliable system at reasonable cost.

The Microcontroller Applications Group at National Semiconductor has taken a step towards this goal. A low end multiplex wiring system focusing on asynchronous serial communication in a multi node network has been developed. This paper describes the development of this system on an abstract model which forms the basis for analysis of communication protocol and various node functions.

#### SYSTEM CONFIGURATION

Figure 1 presents a general view of the system. The system is a centralized single master multiple slave-node scheme. All units are connected together by a balanced twisted pair. The expandable interconnection of different subsystems is achieved with 9600 Baud communication over a standard UART bus. The bus handles the interface between a master controller and the intelligent nodes.

The approach to have a centralized control system offers several advantages as compared against a non-centralized system. It prevents the problem of bus monopolization by a faulty node and is potentially cheaper due to the need for only one complex node (master). The master-slave architecture also prevents bus contention problems.

The master is a COP420L. The COP420L is a 4-bit micro-controller with a software UART that handles asynchronous communication with other processors at speeds up to 9600 Baud.

The use of 4-bit 49¢ microcontrollers (COP413L) at the nodes not only provides intelligence which reduces the required bus bandwidth, it also reduces the incremental cost associated with automotive multiplexing. All standard nodes

are identical. One standard program is used. This uniformity contributes to the system flexibility and expandability. External standard nodes may be added to the system to control additional functions. Node types and addresses are selected via external wire jumpers or switches. The slave nodes consist of four remote units to handle functions such as headlamps, tail lamps, etc. These nodes are the front right, front left, rear right and rear left nodes. Incorporated into the system are also a keyboard node, a EIC node and a display node.

The keyboard node may call for a control action at any time. This node is being continuously monitored by the master controller which receives status and processes the command or information.

Overall system intelligence and flexibility is increased by dedicating a node to NS455 the Terminal Management Processor. This node takes the responsibility to display information on a 4" flat CRT display.

An Electronic Instrument Cluster (EIC) system is a completely independent system. It typically performs all functions associated with the automobile dashboard such as vehicle speed, odometers to accumulate mileage, gauges to display engine temperature, fuel level and so on. It also indicates error conditions such as high engine temperatures, low fuel level etc. The multiplex wiring system uses a standard slave node as a bridge between the two independent systems. The slave node monitors error conditions from the EIC system and passes them to the master node upon request. It becomes relatively simple to allow the master to access all activity in the EIC system via additional commands to the slave node serving the EIC system:

#### THE COMMUNICATION PROTOCOL

The master unit addresses the remote units sequentially and receives a status reply from each individual node. Data communication is via the standard UART format. It has a start bit, eight data bits, an even parity bit and one stop bit. Information to be transmitted from the master to a slave node is organized as a frame. Each frame contains the address of destination and command or data. The information in a frame is transmitted as byte format. Address/data differentiation is done by means of a flag. The byte is an address byte if the MSB is set ("1"), otherwise it is a data byte. Two different types of addressing schemes have been incorporated into the communication protocol; node addressing and class addressing. A class of nodes is formed by grouping together slave nodes with common functions. Commands may be executed either by specific individual nodes or by slave classes. All nodes of the same class execute the command simultaneously. The system implementation at National involved four classes with seven slave nodes per class. So, the total number of nodes possible in this system is 28.

The partitioning between the class address and node address reduces the density of bus traffic significantly by eliminating repetative command transmission to individual node class. Lower bus traffic implies that lower transmission bit rate can be used, allowing additional noise immunity. Another advantage of the class addressing is the provision of synchronization for control signals such as HAZARD, LEFT/RIGHT turns.

Error correction is incorporated into the communication protocol. The UART error flags such as PARITY and FRAMING ERRORS protect the system at the physical layer. At the system level, the nodes simply avoid sending an acknowledgement to the master when an error is detected. The master times out and sends the command again.

#### THE MASTER NODE

The master controller is the heart of the system. Its responsibility is to generate the controlling commands and synchronize the system. It transmits to the remote units and listens to them to get the vehicle status and acts accordingly. Circuit complexity is reduced by implementing extensive software programming in the master controller. This means that the burden is essentially on the master and must be engineered to very high standards of reliability. The device used in the implementation as the master is the COP1430. It is a cost effective 4-bit single chip microcontroller. It features on chip UART which handles asynchronous communications at speeds up to 9600 Baud.

#### THE SLAVE NODES

The standard slave nodes are based upon the COP413L. The COP413L is a low cost 4-bit microcontroller which may be customized in production. A system such as multiplex wiring requires power consumption to be absolutely minimal. Another basic requirement is that the system should be cost effective. These two facts directed us to use the COP413L at the standard slave node. The COP413L is a low cost (49¢!) low power microcontroller from NSC drawing less

than 7 mA at 4.5V to 5.5V. The device contains an 8-bit bidirectional I/O port and a serial expansion port. The CMOS version of COP413L will also be available.

#### THE DISPLAY NODE

This node can serve as a condition monitoring unit for the vehicle. A considerable quantity of diagnostic information collected from transducers, switches, sensors and various loads are fed to this unit to be displayed on a CRT display. The node is based on a Terminal Management Processor the NS455. The NS455 is a CRT controller on chip. The messages are updated over the serial I/O line by the master controller. The communication format is:


- a) The node receives the address.
- b) If address matches the local node address, send the copy command
- c) Receive new address and execute.

#### **OUTPUT STAGES**

The power FETs used for local switching throughout the system are IRF541<sub>(4)</sub>. These N-channel FETs provide much better drive circuit specification as compared to bipolar output stages. They also feature all of the well established advantages of MOSFET such as voltage control, very fast switching, and very low on state resistance. Another advantage is the lower cost as compared to comparibly rated p-channel devices.

#### TRANSMISSION MEDIUM

A balanced twisted pair is used for bus medium which provides high noise immunity. The transceiver selected for the bus is DS3695 (Figure 2). This device is a high speed differential TRI-STATE® Bus/line transceiver designed to meet EIA standard for multipoint bus transmission. Bus contention or fault situations that cause excessive power dissipation within the device are handled by a standard thermal shutdown circuit, which forces the driver outputs into the high impedance state.



8-58

#### CONCLUSIONS

Multiplex wiring system potentially seems to be a good replacement for conventional wiring system. Reduced complexity, increased flexibility and diagnostic capability could be achieved by incorporating microcontroller devices at nodes within the wiring system. The 4-bit microcontrollers selected are available in a price range, as low as 49¢, that will allow multiplex wiring to compare favorably on a cost-performance basis with the conventional harness.

REFERENCES

- Michael W. Lowndes and Paul E. V. Phillips, "The Motorcar Multiplex Systems", IEE Conference on Automotive Electronics, 229, England, Nov. 1983.
- R. F. Robins/W. J. Brittain/M. R. Lunt, "A Car Multiplex Wiring System with Self Coding Control Modules", IEE Conference on Automotive Electronics, 229, Ford Motor Company, UK, Nov. 1983.
- 3. Booth, J. A., 1983 "Vehicle Interconnection Systems for the Future", IEE Conference on Automotive Electronics, London, Nov. 1983.
- 4. International Rectifier, HEXFET Databook, 1985.

lausily, these cables are measured in hundreds or thouands of feet. Signals transmitted on these lines (or cables) re exposed to electrical noise sources which may require are noise immunity. The requirements for transmission nee and noise immunity are covered in E.I.A. standard 15-462.

The object of this application note is to describe the design requirement of RS-422 standard and to show that hatlonal's DS621, DS622, and DS6823 Differential Driver and Reserver pair meet all of those requirements. Special circuit design fechniques are used to schieve small state on complementary signals of the driver outputs, in tact, these devices are designed specifically for applications which must meet stringent aming constraints including the ESDI Disk Drive standard. Additionally, the DS6921 series meet the requirement of ST605 and ST412HP standards.

RS-#22) REQUIREMENT

Jainned circuits are normally used in data, timing, or control applications where the data signaling rate approaches to a spinosome of the Marks. In addition, balanced data transmission techniques should be used whenever the following conditions exist:

The interconnecting cable is exposed to a noise source which may cause a voltage sufficient to indicate a change

 It is necessary to minimize interference with other six Figure 1 below is a balanced circuit connection.

NGURE 1, RS-422 Belanced Digital Interface Circul

# Receivers Solve Critical System Timing Problems

In system design, due to the distributed intelligence ability of the microprocessor, it is a common practice to have the peripheral circuits physically separated from the host processor with data communications being handled over cables. Usually, these cables are measured in hundreds or thousands of feet. Signals transmitted on these lines (or cables) are exposed to electrical noise sources which may require large noise immunity. The requirements for transmission lines and noise immunity are covered in E.I.A. standard RS-422.

3. Booth, J. A., 1983 "Vehicle Interconnection Systems for

The object of this application note is to describe the design requirement of RS-422 standard and to show that National's DS8921, DS8922 and DS8923 Differential Driver and Receiver pair meet all of those requirements. Special circuit design techniques are used to achieve small skew on complementary signals of the driver outputs. In fact, these devices are designed specifically for applications which must meet stringent timing constraints including the ESDI Disk Drive standard. Additionally, the DS8921 series meet the requirement of ST506 and ST412HP standards.

## BALANCED VOLTAGE DIGITAL INTERFACE CIRCUITS (RS-422) REQUIREMENT

Balanced circuits are normally used in data, timing, or control applications where the data signaling rate approaches speeds of 10 Mbit/s. In addition, balanced data transmission techniques should be used whenever the following conditions exist:

- The interconnecting cable is too long for effective unbalanced operation.
- The interconnecting cable is exposed to a noise source which may cause a voltage sufficient to indicate a change of binary state at the load.
- 3. It is necessary to minimize interference with other signals. Figure 1 below is a balanced circuit connection.

Larry Kendall olleonesis one validated be-


os achievad by incorporating microcontroller devices at nodes within the wiring system. The 4-bit microcontrollers selected are svellable in a price range, as low as 484, that will allow multiplax wiring to compare favorably on a cost-performance basis with the conventional harness.

There are three major controlling factors in balanced voltage digital interface:

- 1. The cable length
- 2. The modulation rate
- 3. The characteristics of the Driver and Receiver

#### **CABLE LENGTH**

There is no maximum cable length specified in the RS-422 standard. Guidelines are given with respect to conservative operating distances as a function of modulation rate. *Figure 2* below is the guideline provided by RS-422 for data modulation rate versus cable length.




TL/F/8837-2

#### FIGURE 2. Data Modulation Rate vs Cable Length

The curve is based on empirical data using a 24 AWG, copper conductor, twisted pair cable terminated for worst case in a  $100\Omega$  load, with rise and fall time equal or less than one half unit interval at the applied modulation rate.

Even though the maximum cable length between driver and load is a function of data signaling rate, it is also influenced by the tolerable signal distortion, the amount of longitudinally coupled noise and ground potential difference introduced between the generator and load circuit grounds.



TL/F/8837-1

Legend:

R<sub>t</sub> = Optional cable transmission resistance/receiver input impedance.

V<sub>GROUND</sub> = Ground potential difference

A, B = Driver interface

A', B' = Load Interface

C = Driver circuit ground

C' = Load circuit ground

FIGURE 1. RS-422 Balanced Digital Interface Circuit

The balanced (or differential) voltage mode interface will normally be utilized on data, timing or control circuits operating at up to 10 Mbps. The voltage digital interface devices meeting the electrical characteristics of this standard need not meet the entire modulation range specified. They may be designed to operate over narrower ranges to more economically satisfy specific applications, particularly at the lower modulation rates. The DS8921 family of devices meets or exceeds all of the recommended RS-422 performance specifications.

#### **RS-422 CHARACTERISTICS**

#### A. The Driver

The balanced driver characteristics are specified in RS-422 as follows:

- 1. A driver circuit should result in a low impedance ( $100\Omega$  or less) balanced voltage source that will produce a differential voltage to the interconnecting cable in the range of 2V to 6V.
- 2. With a test load of 2 resistors, 50Ω each, connected in series between the driver output terminals, the magnitude of the differential voltage (VT) measured between the two output terminals shall be equal to or greater than 2V, or 50% of the magnitude of V<sub>O</sub>, whichever is greater. For the opposite binary state the polarity of VT is reversed (VT).
- 3. During transitions of the driver output between alternating binary states, the differential voltage measured across  $100\Omega$  load shall monotonically change between 0.1 and 0.9 of V $_{\rm SS}$  within 0.1 of the unit interval or 20 ns, whichever is greater. Thereafter, the signal voltage shall not change more than 10% of V $_{\rm SS}$  from the steady state value until the binary state occurs.

#### **B.** The Receiver

The electrical characteristics of the receiver are specified in RS-422 as follows:

 The receiver shall not require a differential input voltage more than 200 mV to correctly assume the intended binary state, over an entire common-mode voltage range of -7 to +7V. The common-mode voltage (V<sub>CM</sub>) is defined as the algebraic mean of the 2 voltages appearing at the receiver input terminals with respect to the receiver circuit ground. This allows for operations where there are ground differences caused by IR drop and noise of up to

- The receiver shall maintain correct operation for a differential input signal ranging between 200 mV and 6V in magnitude.
- The maximum voltage between either receiver input terminal and receiver circuit ground shall not exceed 10V (3V signal +7V common-mode) in magnitude. Also, the receiver shall tolerate a maximum differential signal of 12V applied across its input terminals without being damaged.
- 4. The total load (up to 10 receivers) shall not have a resistance more than  $90\Omega$  at its input points.

#### DS8921, DS8922 AND DS8923


The DS8921 is a single differential line driver and receiver pair. Whereas, the DS8922 and DS8923 are dual differential line driver and receiver pairs. The difference between the DS8922 and DS8923 is in the TRI-STATE® control (Figure 3).


These devices are designed to meet the full specifications of RS-422. The driver features high source and sink current capability.

The receiver will discriminate a  $\pm 200$  mV input signal over a full common-mode range of  $\pm 7V$ . Switching noise which may occur on input signal can be eliminated by the built-in hysteresis (50 mV typical, and 15 mV min.). An input failsafe circuit is provided so that if the receiver inputs are open, the output will assume the logical one state.

These devices have power up/down circuitry that will TRI-STATE the outputs and prevent erroneous glitches on the transmission lines during system power up or down operation.

The most attractive feature of these devices is the small skew beween the complementary outputs of the driver, typically about 0.5 ns. This small skew specification is often necessary to meet tight system timing requirements.





Note 1. All times in ns measured at I/O connector of the drive. T is the period of the clock signals and is the inverse of the reference or read clock frequency. Note 2. Similar period symmetry shall be in  $\pm 4$  ns between any two adjacent cycles during reading and writing.

Note 3. Except during a head change or PLO synchronization the clock variances for spindle speed and circuit tolerances shall not vary more than -5.5% to +5.0%. Phase relationship between reference clock and NRZ write data or write clock is not defined.

Note 4. The write clock must be the same frequency as the drive supplied reference clock (i.e., the write clock is the controller received and retransmitted drive reference clock).

Note 5. Reference clock is valid when read gate is inactive. Read clock is valid when read gate is active and PLO synchronization has been established.


#### -list woni nA .(nim Vm 21 bos Jepinyt Vm (FIGURE 4. ESDI Timing Diagrams


## **DM74AS74 Switching Characteristics**

open, the output will assume the logical one state.

over recommended operating free air temperature range (Note 1). All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Parameter served From To To To	F		Conditions belief	DM74AS74			per en .a
	s Isom Conditions i Deales	Min	Тур	Maxollo	48-422 as		
FMAX noisolla	small skew sper	).5 ns. This	$V_{CC} = 4.5 \text{V to } 5.5 \text{V}$	105	require a diff	ton lishe nevi	BOBT MHz
T <sub>PLH</sub> .smemenu	Preset	Qor	$R_L = 500\Omega$	3.3 abo	orrectly assure	7.5 1evo	ns
T <sub>PHL</sub>	or clear	Q	C <sub>L</sub> = 50 pF	(MC3.5 00)	ov ebem-nor	10.5	ns
T <sub>PLH</sub> A8	Clock	Q or	DS8922A	3.5		DS8921A	ns
TPHL	Clock	Q	21 Indiana de la companya del companya de la companya de la companya del companya de la companya	4.5	8	9	ns





The ESDI specification requires that the read and Reference Clock must meet the symmetry shown in *Figure 4*. This necessitates the use of National's DS8921A/22A/23A series of transceivers.

All specifications are in % T, where  $T = \frac{1}{F}$ , the ESDI specifi-

cation is assumed to be a 10 Mbits/second standard, T = 100 ns.


Given this, the negative pulse width measured at the drive connector must equal  $0.5T\pm0.05T$  (50 ns  $\pm5$  ns). The best available RS-422 driver, other than the DS8921A Family, is specified at  $\pm4$  ns differential skew. If the clock is from a high speed 74AS74 device, shown in *Figure 5*, it will have a typical skew of 1 ns.

This combination of 4 ns  $\pm$ 1 ns uses all of the ESDI specified 5 ns and leaves no margin for noise. Use of the DS8921A, 22A, or 23A, specified at  $\pm$ 2.75 ns max. differential skew would allow up to  $\pm$ 2.25 ns for clock skew and noise. This is as close a guarantee to meeting the  $\pm$ 5 ns spec. of ESDI, as is possible with todays advanced testing systems.

One other consideration is the relationship between Read Clock and Read Data. Figure 4 shows that the positive edge

divided into three categories. They are the source, the victim, and the coupling path. Secondary categories involve the coupling path itself, it the source and victim are separatad by space with no hard wire connection, then the coupling path is a radiated path and we are dealing with radiated noise. If the source and victim are connected together through wires, cables, or connectors, then the coupling path is a conducted path and we are dealing with conducted noise. Incidentally, both types of noise can exist at the same

SoctroMagnetic Interference Situation



SectroMagnetic Convestibility

If you think about the examples given, one can understand that EMI or electrical noise is of national concern. The Government and cartain industry bodies have issued specifications and stone with which all electrical, electromechanical, and electronic equipment must comply. These specifications and limitations are an attempt to ensure that proper EMC techniques are followed by manufactures during the design and fabrication of their products. When these techniques are properly applied, the product can then operate and perform with other equipment in a common environment such that no degradation of performance exists due to internally or externally conducted or radiated electromagnetic emissions. This is defined as ElectroMagnetic Compatibility or

of Read Clock must be 0.31T (31 ns) after the leading edge of Read Data, and 0.31T (31 ns) before the trailing edge of Read Data.

The Read Clock positive edges will be used to strobe Read Data into the controller after both signals go through their respective cable lines and receivers. Use of the DS8922A/23A assures minimum skew between these two signals. Because both drivers, or both receivers, are on the same piece of silicon an optimum match is achieved.

The above is applicable to an ESDI controller as well as the Drive itself. The controller receives the Reference Clock and uses both positive and negative edges to generate WRITE CLOCK. The negative edge of WRITE CLOCK is used to strobe out WRITE DATA and the positive edge will strobe WRITE DATA into the Drive.

The WRITE CLOCK positive edge has to be centered within WRITE DATA after it is received by the Drive. The transmitted WRITE CLOCK and WRITE DATA must be as closely matched as possible.

National's DS8921A, 22A, and DS8923A devices offer the combination of tightly spec'd parameters and drivers and receivers on one chip to meet various system timing constraints.

This Application Note will define ElectroMagnetic Interference and describe how it relates to the performance of a system. We will look at examples of Inter-system noise and present techniques that can be used to ensure ElectroMagnetic Compatibility throughout a system and between systems.

We will investigate and study the sources of noise between systems through wire-harness and backplane cables and connectors. Active circuit components can be contributors of noise and be susceptible to it. The fast switching times of CMOS devices fabricated in today's technology can cause incredible noise in a system. This noise typically is made up of crosstalls, power supply spiking, transient noise, and

The minimization and suppression of EMI can be obtained by utilizing proper control techniques: intra-system notse, noise within a single module, sometimes can be controlled with methods such as filtering, shielding, careful salection of components, and following good wiring and grounding procedures. Controlling noise between systems, inter-system noise, uses subtler techniques such as frequency management and time management, etc.

Appropriate time and resources should be spent during the design of a system or systems to insure that no problems will be encountered due to effects of EMI. Design guidelines will be presented that can be used to increase Electrolikes nette Compatibility between systems by reducing the effects of noise between them. Above all, don't forget that the development tools used are also systems and are important to consider in your planning.

A brief lock will be taken at the environment and loots required for different levels of noise teating. Relative riskcosts between preparing for EMC or excluding EMI concerns from the project will be fisted.

DESCRIPTION OF MOISE

ElectroMagnetic Interference

EMI is a form of electrical-noise pollution. Think of the time when an electric drill or some other power tool jammed a peachy radio with buzzing or cracking noises. Sometimes it

## INTRODUCTION SEU anaviaces bas aeral eldan ev

The control and minimization of Electro-Magnetic Interference (EMI) is a technology that is, out of necessity, growing rapidly. EMI will be defined shortly but, for now, you might be more familiar with the terms Radio Noise, Electrical Noise, or Radio Frequency Interference (RFI). The technology's explorations include a wide frequency spectrum, from dc to 40 GHz. It also deals with susceptibility to EMI as well as the emissions of EMI by equipment or components. Emission corresponds to that potential EMI which comes out of a piece of equipment or component. Susceptibility, on the other hand, is that which couples from the outside to the inside.

In HPC designs to date, we have looked at noise situations ranging from 2 MHz to 102 MHz. EMI, in some cases, can affect radio reception, TV reception, accuracy of navigation equipment, etc. In severe cases, EMI might even affect medical equipment, radar equipment, and automotive systems.

This Application Note will define ElectroMagnetic Interference and describe how it relates to the performance of a system. We will look at examples of Inter-system noise and Intra-system noise and present techniques that can be used to ensure ElectroMagnetic Compatibility throughout a system and between systems.

We will investigate and study the sources of noise between systems through wire-harness and backplane cables and connectors. Active circuit components can be contributors of noise and be susceptible to it. The fast switching times of CMOS devices fabricated in today's technology can cause incredible noise in a system. This noise typically is made up of crosstalk, power supply spiking, transient noise, and ground bounce.

The minimization and suppression of EMI can be obtained by utilizing proper control techniques. Intra-system noise, noise within a single module, sometimes can be controlled with methods such as filtering, shielding, careful selection of components, and following good wiring and grounding procedures. Controlling noise between systems, Inter-system noise, uses subtler techniques such as frequency management and time management, etc.

Appropriate time and resources should be spent during the design of a system or systems to insure that no problems will be encountered due to effects of EMI. Design guidelines will be presented that can be used to increase ElectroMagnetic Compatibility between systems by reducing the effects of noise between them. Above all, don't forget that the development tools used are also systems and are important to consider in your planning.

A brief look will be taken at the environment and tools required for different levels of noise testing. Relative risk-costs between preparing for EMC or excluding EMI concerns from the project will be listed.

#### **DESCRIPTION OF NOISE**

#### **ElectroMagnetic Interference**

EMI is a form of electrical-noise pollution. Think of the time when an electric drill or some other power tool jammed a nearby radio with buzzing or crackling noises. Sometimes it


got so bad that it prevented you from listening to the radio while the tool was in use. Or the ignition of an automobile idling outside your house caused interference to your TV picture making lines across the screen or even losing sync altogether making the picture flip. These examples are quite annoying but not catastrophic.

More serious, how about a sudden loss in telephone communication caused by electrical interference or noise while you are negotiating an important business deal? Now EMI can be economically damaging.

The results of EMI incidences can be even farther reaching than these examples. Aircraft navigation errors resulting from EMI or interruption of air traffic controller service and maybe even computer memory loss due to noise could cause two aircraft to collide resulting in the loss of lives and property.

These were just a few examples to help you identify the results of EMI in a familiar context. To help understand an ElectroMagnetic Interference situation, the problem can be divided into three categories. They are the source, the victim, and the coupling path. Secondary categories involve the coupling path itself. It the source and victim are separated by space with no hard wire connection, then the coupling path is a radiated path and we are dealing with radiated noise. If the source and victim are connected together through wires, cables, or connectors, then the coupling path is a conducted path and we are dealing with conducted noise. Incidentally, both types of noise can exist at the same time.

#### **ElectroMagnetic Interference Situation**




#### 11/00/10

#### **ElectroMagnetic Compatibility**

If you think about the examples given, one can understand that EMI or electrical noise is of national concern. The Government and certain industry bodies have issued specifications with which all electrical, electromechanical, and electronic equipment must comply. These specifications and limitations are an attempt to ensure that proper EMC techniques are followed by manufactures during the design and fabrication of their products. When these techniques are properly applied, the product can then operate and perform with other equipment in a common environment such that no degradation of performance exists due to internally or externally conducted or radiated electromagnetic emissions. This is defined as ElectroMagnetic Compatibility or EMC.

For the purpose of this Application Note, when the source of noise is a module, board, or system and the victim is a different and separate module, board, or system under the control of a different user, that is considered to be an intersystem interference situation. Examples of inter-system interference situations could be a Personal Computer interfereing with the operation of a TV or an anti-lock brake module in a car causing interference in the radio. This type of interference is more difficult to contain because, as mentioned earlier, the systems are generally not under the control of a single user. However, design methods and control techniques used to contain the intra-system form of EMI, which are almost always under the control of a single user, will inherently help reduce the inter-system noise.

#### Intra-System EMI Manifestations



This Application Note will address problems and solutions in the area of intra-system noise. Intra-system interference situations are when the sources, victims, and coupling paths are entirely within one system or module or PC board. Systems may provide emissions that are conducted out power lines or be susceptible to emissions conducted in through them. Systems may radiate emissions through space as well as be susceptible to radiated noise. Noise conducted out antenna leads turns into radiated noise. By the same token, radiated noise picked up by the antenna is turned into conducted noise within the system. A perfect example is ground loops on a printed circuit board. These loops make excellent antennas. The system itself is capable of degrading performance due to its own internal generation of conducted and radiated noise and its susceptibility to it.

Some results of EMI within a system: Noise on power line causing false triggering of logic circuits, rapidly changing signals causing "glitches" on adjacent steady state signal lines (crosstalk) causing erratic operation, mutiple simultaneously switching logic outputs propagating ground bounce noise throughout system, etc.

#### **Coupling Paths**

The modes of coupling an emitter source to a receptor victim can become very complicated. Remember, each EMI situation can be classified into two categories of coupling, conducted and radiated. Coupling can also result from a combination of paths. Noise can be conducted from an emitter to a point of radiation at the source antenna, then picked up at the receptor antenna by induction, and re-conducted to the victim. A further complication that multiple

coupling paths presents is that it makes it difficult to determine if eliminating a suspected path has actually done any good. If two or more paths contribute equally to the problem, eliminating only one path may provide little apparent improvement.

#### Conducted Interference

In order to discuss the various ways in which EMI can couple from one system to another, it is necessary to define a few terms. When dealing with conducted interference, there are two varieties that we are concerned with. The first variety is differential-mode interference. That is an interference signal that appears between the input terminals of a circuit. The other variety of conducted interference is called common-mode interference. A common-mode interference signal appears between each input terminal and a third point; that third point is called the common-mode reference. That reference may be the equipment chassis, an earth ground, or some other point.

Let's look at each type of interference individually. In *Figure 1* we show a simple circuit consisting of a signal source,  $V_S$ , and a load,  $R_L$ . In *Figure 2* we show what happens when differential-mode interference is introduced into the circuit by an outside source. As is shown, an interference voltage,  $V_D$ , appears between the two input terminals, and an interference current,  $I_D$ , flows in the circuit. The result is noise at the load,  $I_S$ , for instance, the load is a logic gate in a computer, and the amplitude of  $V_D$  is sufficiently high, it is possible for the gate to incorrectly change states.




FIGURE 2. Differential-Mode Interference

Figure 3 shows what happens when a ground loop is added to our circuit. Ground loops, which are undesirable current paths through a grounded body (such as a chassis), are usually caused by poor design or by the failure of some component. In the presence of an interference source, common-mode currents, I<sub>C</sub>, and a common-mode voltage, V<sub>C</sub>, can develop, with the ground loop acting as the common-mode reference. The common-mode current flows on both input lines, and has the same instantaneous polarity and direction (the current and voltage are in phase), and returns through the common-mode reference. The common-mode voltage between each input and the common-mode reference is identical.

R




FIGURE 3. Common-Mode Interference




FIGURE 4. Field-to-Cable Coupling

## Radiated Interference was soft ni ewoll, gil Joseph sone soft

Radiated coupling itself can take place in one of several ways. Some of those include field-to-cable coupling, cable-to-cable coupling, and common-mode impedance coupling. Let's look at those types of coupling one at a time.

The principle behind field-to-cable coupling is the same as that behind the receiving antenna. That is, when a conductor is placed in a time-varying electromagnetic field, a current is induced in that conductor. That is shown in Figure 4. In this figure, we see a signal source,  $V_S$ , driving a load,  $R_L$ . Nearby there is a current carrying wire (or other conductor). Surrounding the wire is an electromagnetic field induced by the current flowing in the wire. The circuit acts like a loop antenna in the presence of this field. As such, an interference current,  $I_N$ , and an interference voltage,  $V_N$ , are induced in the circuit. The magnitude of the induced interference signal is roughly proportional to the frequency of the incoming field, the size of the loop, and the total impedance of the loop.

Cable-to-cable coupling occurs when two wires or cables are run close to one another. Figure 5 shows how cable-tocable coupling works. Figure 5a shows two lengths of cable (or other conductors) that are running side-by-side. Because any two conducting bodies have capacitance between them, called stray capacitance, a time-varying signal in one wire can couple via that capacitance into the other wire. That is referred to as capacitive coupling. This stray capacitance, as shown in Figure 5c makes the two cables behave as if there were a coupling capacitor between them. Another mechanism of cable-to-cable coupling is mutual inductance. Any wire carrying a time-varying current will develop a magnetic field around it. If a second conductor is placed near enough to that wire, that magnetic field will induce a similar current in the second conductor. That type of coupling is called inductive coupling. Mutual inductance, as shown in Figure 5b, makes the cables behave as if a poorly wound transformer were connected between them. In cable-to-cable coupling, either or both of those mechanisms may be

responsible for the existance of an interference condition. Though there is no physical connection between the two cables, the properties we have just described make it possible for the signal on one cable to be coupled to the other.




FIGURE 5. Cable-to-Cable Coupling

Either or both of the above-mentioned properties cause the cables to be electromagnetically coupled such that a time-varying signal present on one will cause a portion of that signal to appear on the other. The "efficiency" of the coupling increases with frequency and inversely with the distance between the two cables. One example of cable-to-cable coupling is telephone "crosstalk", in which several phone conversations can be overheard at once. The term crosstalk is now commonly used to describe all types of cable-to-cable coupling.

Common-mode impedance coupling occurs when two circuits share a common bus or wire. In Figure 6 we show a circuit that is susceptible to that type of coupling. In that figure a TL092 op-amp and a 555 timer share a common return or ground. Since any conductor (including a printed circuit board trace) is not ideal, that ground will have a nonzero impedance, Z. Because of that, the current, I, from pin 1 of the 555 will cause a noise voltage,  $V_{\rm N}$ , to develop; that voltage is equal to I  $\times$  Z. That noise voltage will appear in series with the input to the op-amp. If that voltage is of sufficient amplitude, a noise condition will result.

While not all inclusive, these coupling paths account for, perhaps, 98% of all intra-system EMI situations.




FIGURE 6. Common-Mode Impedance Coupling

#### NOISE SOURCES also owl of his believed and neo noticulia

In this Application Note, we will look at sources of EMI which involve components that may conduct or radiate electromagnetic energy. These sources, component emitters, are different from the equipment and subsystems we have

been talking about. Component emitters are sources of EMI which emanate from a single element rather than a combination of components such as was previously described. Actually, these component emitters require energy and connecting wires from other sources to function. Therefore, they are not true sources of EMI, but are EMI Transducers. They convert electrical energy to electrical noise.

#### **Cables and Connectors**

The three main concerns regarding the EMI role of cables are conceptualized in Figure 7. They act as (1) radiated emission antennas, (2) radiated susceptibility antennas, and (3) cable-to-cable or crosstalk couplers. Usually, whatever is done to harden a cable against radiated emission will also work in reverse for controlling EMI radiated susceptibility. The reason for the word usually, is that when differentialmode radiated emission or susceptibility is the failure mode, twisting leads and shielding cables reduces EMI. If the failure mechanism is due to common-mode currents circulating in the cable, twisting leads has essentially no effect on the relationship between each conductor and the commonmode reference. Also cable shields may help or aggravate EMI depending upon the value of the transfer impedance of the cable shield. Transfer impedance is a figure of merit of the quality of cable shield performance defined as the ratio of coupled voltage to surface current in ohms/meter. A good cable shield will have a low transfer impedance. The effectiveness of the shield also depends on whether or not the shield is terminated and, if so, how it is terminated.




FIGURE 7. Cables and Connectors

Connectors usually are needed to terminate cables. When no cable shields or connector filters or absorbers are used, connectors play essentially no role in controlling EMI. The influence of connector types, however, can play a major role in the control of EMI above a few MHz. This applies especially when connectors must terminate a cable shield and/or contain lossy ferrites or filter-pins.

Connectors and cables should be viewed as a system to cost-effectively control EMI rather than to consider the role of each separately, even though each offers specific interference control opportunities.

#### Components

Under conditions of forward bias, a semiconductor stores a certain amount of charge in the depletion region. If the diode is then reverse-biased, it conducts heavily in the reverse direction until all of the stored charge has been removed as shown in *Figure 8*. The duration, amplitude, and configuration of the recovery-time pulse (also called switching time or period) is a function of the diode characteristics and circuit parameters. These current spikes generate a broad spectrum of conducted transient emissions. Diodes with mechanical imperfections may generate noise when

physically agitated. Such diodes may not cause trouble if used in a vibration-free environment.





FIGURE 8. Diode Recovery Periods and Spikes

#### **Power Supply Noise**

Power-supply spiking is perhaps the most important contributor to system noise. When any element switches logic states, it generates a current spike that produces a voltage transient. It these transients become too large, they can cause logic errors because the supply voltage drop upsets internal logic, or because a supply spike on one circuit's output feeds an extraneous noise voltage into the next device's input.


With CMOS logic in its quiescent state, essentially no current flows between V<sub>CC</sub> and ground. But when an internal gate or an output buffer switches state, a momentary current flows from V<sub>CC</sub> to ground. The switching transient caused by an unloaded output changing state typically equals 20 mA peak. Using the circuit shown in *Figure 9*, you can measure and display these switching transients under different load conditions.




TL/DD/10562-11

FIGURE 9


Figure 10a shows the current and voltage spikes resulting from switching a single unloaded ( $C_L=0$  in Figure 9) NAND gate. These current spikes, seen at the switching edges of the signal on  $V_{\rm IN}$ , increase when the output is loaded. Figures 10b, 10c, and 10d show the switching transients when the load capacitance,  $C_L$ , is 15 pF, 50 pF, and 100 pF, respectively. The large amount of ringing results from the test circuit's transmission line effects. This ringing occurs partly because the CMOS gate switches from a very high impedance to a very low one and back again. Even for medium-size loads, load capacitance current becomes a major current contributor.





TL/DD/10562-14

asidso to side 4 one ,sandente y lifetige seus , and TL/DD/10562-13 b EMI radia 500 mV 100 ns




effectiveness of the shield albo depends on whether or not

5.1-2001/DD/10562-15 will have a low transfer impedance. The

the shield is terminated and, if so, how it is terminated. If any thought flows between Voc and ground. But when an internal

Although internal logic generates current spikes when switching, the bulk of a spike's current comes from output circuit transitions. Figure 11 shows the ICC current for a NAND gate, as shown in the test circuit, with one input switching and the other at ground resulting in no output transitions. Note the very small power-supply glitches provoked by the input-circuit transitions.

logic in its quiesgent state, essentially no cur-



TL/DD/10562-16




FIGURE 11 of uditing of memus to see

#### **High-Speed CMOS Logic Switching**

The magnitude of noise which can be tolerated in a system relates directly to the worst case noise immunity specified for the logic family. Noise immunity can be described as a device's ability to prevent noise on its input from being transferred to its output. It is the difference between the worst case output levels (VOH and VOL) of the driving circuit and the worst case input voltage requirements (VIH and VIII, respectively) of the receiving circuit.


Using Figure 12 as a guide, it can be seen that for TTL (LS or ALS) devices the worst case noise immunity is typically 700 mV for the high logic level and 300 mV for the low logic level. For HCMOS devices the worst case noise immunity is typically 1.75V for high logic levels and 800 mV for low logic levels. AC high speed CMOS logic families have noise immunity of 1.75V for high logic levels and 1.25V for low logic levels. ACT CMOS logic families have noise immunity of 2.9V for high logic levels and 700 mV for low logic levels.

#### **Logic Family Comparisons**

Charac- teristic	Symbol	LS/ALS TTL	нсмоѕ	AC	ACT
Input	V <sub>IH</sub> (Min)	2.0V	3.15V	3.15V	2.0V
Voltage (Limits)	V <sub>IL</sub> (Max)	0.8V	0.9V	1.35V	0.8V
Output	V <sub>OH</sub> (Min)	2.7V	V <sub>CC</sub> -0.1	V <sub>CC</sub> -0.1	V <sub>CC</sub> -0.1
Voltage (Limits)	V <sub>OL</sub> (Max)	0.5V	0.1V	of works	enilo.1Ve

dotive beltso osls) osluFIGURE 120091 and to notterupitnoo

To illustrate noise margin and immunity, Figure 13 shows the output that results when you apply several types of simulated noise to a 74HC00's input. Typically, even 2V or more input noise produces little change in the output. The top trace shows noise induced on the high logic level signal and the bottom trace shows noise induced on the low logic level signal, web ent to judico ent no bool test brehnets ent







Figure 14 shows how noise affects a 74HC74's clock input. Again, no logic errors occur with 2V or more of noise on the clock input, post priving refile are dolow asolvab and eliriw

When using high speed CMOS, even with its greater noise immunity, crosstalk, induced supply noise and noise transients become factors. Higher speeds allow the device to respond more quickly to externally induced noise transients and accentuate the parasitic interconnection inductances and capacitances that increase self-induced noise and crosstalk.




#### FIGURE 14

## Signal Crosstalk

The problem of crosstalk and how to deal with it is becoming more important as system performance and board densities increase. Our discussion on cable-to-cable coupling described crosstalk as appearing due to the distributed capacitive coupling and the distributed inductive coupling between two signal lines. When crosstalk is measured on an undriven sense line next to a driven line (both terminated at their characteristic impedances), the near end crosstalk and the far end crosstalk have quite distinct features, as shown in Figure 15. It should be noted that the near end component reduces to zero at the far end and vice versa. At any point in between, the crosstalk is a fractional sum of the near and far end crosstalk waveforms as shown in the figure. It also can be noted that the far end crosstalk can have either polarity whereas the near end crosstalk always has the same polarity as the signal causing it.

The amplitude of the noise generated on the undriven sense line is directly related to the edge rates of the signal on the driven line. The amplitude is also directly related to



the proximity of the two lines. This is factored into the coupling constants  $K_{NE}$  and  $K_{FE}$  by terms that include the distributed capacitance per unit length, the distributed inductance per unit length, and the length of the line. The lead-to-lead capacitance and mutual inductance thus created causes "noise" voltages to appear when adjacent signal paths switch.

Several useful observations that apply to a general case can then be made:

- The crosstalk always scales with the signal amplitude V<sub>I</sub>.
- Absolute crosstalk amplitude is proportional to slew rate V<sub>I</sub>/t<sub>r</sub>, not just 1/t<sub>r</sub>.
- Far end crosstalk width is always tr.
- For t<sub>r</sub> < 2 T<sub>L</sub>, where t<sub>r</sub> is the transition time of the signal on the driven line and T<sub>L</sub> is the propagation or bus delay down the line, the near end crosstalk amplitude V<sub>NE</sub> expressed as a fraction of signal amplitude V<sub>I</sub> is K<sub>NE</sub> which is a function of physical layout only.
- The higher the value of 't<sub>r</sub>' (slower transition times) the lower the percentage of crosstalk (relative to signal amplitude).

Although all circuit conductors have transmission line properties, these characteristics become significant when the edge rates of the drivers are equal to or less than about three times the propagation delay of the line. Significant transmission line properties may be exhibited, for example, where devices having edge rates of 3 ns are used to drive traces of 8 inches or greater, assuming propagation delays of 1.7 ns/ft for an unloaded printed circuit trace.

#### Signal Interconnects no noise of

Of the many properties of transmission lines, two are of major interest to the system designer:  $Z_{0e}$ , the effective equivalent impedance of the line, and  $t_{pde}$ , the effective propagation delay down the line. It should be noted that the intrinsic values of line impedance and propagation delay,  $Z_0$  and  $t_{pd}$ , are geometry-dependent. Once the intrinsic values are known, the effects of gate loading can be calculated. The loaded values for  $Z_{0e}$  and  $t_{pde}$  can be calculated with:

$$Z_{0e} = Z_0/(1 + C_t/C_i)^{**}0.5$$
  
 $t_{pde} = t_{pd}^* (1 + C_t/C_i)^{**}0.5$ 

where Ci = intrinsic line capacitance and the vinelog and the

Ct = additional capacitance due to gate loading.


These formulas indicate that the loading of lines decreases the effective impedance of the line and increases the propagation delay. As was mentioned earlier, lines that have a propagation delay greater than one third the rise time of the signal driver should be evaluated for transmission line effects. When performing transmission line analysis on a bus, only the longest, most heavily loaded and the shortest, least loaded lines need to be analyzed. All lines in a bus should be terminated equally; if one line requires termination, all lines in the bus should be terminated. This will ensure similar signals on all of the lines.

#### **Ground Bounce**

Ground bounce occurs as a result of the intrinsic characteristics of the leadframes and bondwires of the packages used to house CMOS devices. As edge rates and drive capability increase in advanced logic families, the effects of these intrinsic electrical characteristics become more pronounced. One of these parasitic electrical characteristics is the inductance found in all leadframe materials.

Figure 16 shows a simple circuit model for a CMOS device in a leadframe driving a standard test load. The inductor L1

represents the parasitic inductance in the ground lead of the package; inductor L2 represents the parasitic inductance in the power lead of the package; inductor L3 represents the parasitic inductance in the output lead of the package; the resistor R1 represents the output impedance of the device output, and the capacitor and resistor C<sub>L</sub> and R<sub>L</sub> represent the standard test load on the output of the device.



**FIGURE 16. Ground Bounce** 

The three waveforms shown represent how ground bounce is generated. The top waveform shows the voltage (V) across the load as it is switched from a logic HIGH to a logic LOW. The output slew rate is dependent upon the characteristics of the output transistor, and the inductors L1 and L3, and CL, the load capacitance. In order to change the output from a HIGH to a LOW, current must flow to discharge the load capacitance. The second waveform shows the current that is generated as the capacitor discharges  $[I = -C_1 * (dV/dt)]$ . This current, as it changes, causes a voltage to be generated across the inductances in the circuit. The formula for the voltage across an inductor is V = L(dl/dt). The third waveform shows the voltage that is induced across the inductance in the ground lead due to the changing currents [VGB = L1 \* (dl/dt)]. This induced voltage creates what is known as ground bounce.

Because the inductor is between the external system ground and the internal device ground, the induced voltage causes the internal ground to be at a different potential than the external ground. This shift in potential causes the device inputs and outputs to behave differently than expected because they are referenced to the internal device ground, while the devices which are either driving into the inputs or being driven by the outputs are referenced to the external system ground. External to the device, ground bounce causes input thresholds to shift and output levels to change.

Although this discussion is limited to ground bounce generated during HIGH-to-LOW transitions, it should be noted that the ground bounce is also generated during LOW-to-HIGH transitions. This ground bounce though, has a much smaller amplitude and therefore does not present the same concern.

There are many factors which affect the amplitude of the ground bounce. Included are:

- Number of outputs switching simultaneously: more outputs results in more ground bounce.
- Type of output load: capacitive loads generate two to three times more ground bounce than typical system traces. Increasing the capacitive load to approximately 60-70 pF, increases ground bounce. Beyond 70 pF, ground bounce drops off due to the filtering effect of the load itself. Moving the load away from the output also reduces the ground bounce.

- Location of the output pin: outputs closer to the ground pin exhibit less ground bounce than those further away due to effectively lower L1 and L3.
- Voltage: lowering V<sub>CC</sub> reduces ground bounce.

Ground bounce produces several symptoms:


- Altered device states. Own and non-wallib egs.
- Propagation delay degradation.
- Undershoot on active outputs. The worst-case undershoot will be approximately equal to the worst-case quiet isolation of printed-circuit boards from their seion tuqtuose.

## NOISE SUPPRESSION TECHNIQUES Deblerie a lo eau entr

EMI control techniques involve both hardware implementations and methods and procedures. They may also be divided into intra-system and inter-system EMI control. Our major concern in this Application Note is intra-system EMI control, however, an overview of each may be appropriate at this

Figure 17 illustrates the basic elements of concern in an intra-system EMI problem. The test specimen may be a single box, an equipment, subsystem, or system (an ensemble of boxes with interconnecting cables). From a strictly nearsighted or selfish point-of-view, the only EMI concern would appear to be degradation of performance due to self jamming such as suggested at the top of the figure. While this might be the primary emphasis, the potential problems associated with either (1) susceptibility to outside conducted and/or radiated emissions or (2) tendency to pollute the outside world from its own undesired emissions, come under the primary classification of intra-system EMI. Corresponding EMI-control techniques, however, address themselves to both self-jamming and emission/susceptibility in accordance with applicable EMI specifications. The techniques that will be discussed include filtering, shielding, wiring, and grounding.

Inter-system EMI distinguishes itself by interference between two or more discrete and separate systems or platforms which are frequently under independent user control. Culprit emissions and/or susceptibility situations are divided into two classes: (1) antenna entry/exit and (2) back-door entry/exit. More than 95% of inter-system EMI problems involve the antenna entry/exit route of EMI. We can group inter-system EMI-control techniques by four fundamental categories: frequency management, time management, location management, and direction management.



The first step in locating a solution is to identify the problem as either an inter-system or intra-system EMI situation. Generally, if the specimen has an antenna and the problem develops from what exits or enters the antenna from another specimen or ambient, then the problem is identified as an inter-system EMI one. Otherwise, it is an intra-system EMI situation which we will discuss now of noticibal all referen

# Intra-System EMI-Control Techniques

#### erture can attain the same amount of cooling with gribleid

Shielding is used to reduce the amount of electromagnetic radiation reaching a sensitive victim circuit. Shields are made of metal and work on the principle that electromagnetic fields are reflected and/or attenuated by a metal surface. Different types of shielding are needed for different types of fields. Thus, the type of metal used in the shield and the shield's construction must be considered carefully if the shield is to function properly. The ideal shield has no holes or voids, and, in order to accommodate cooling vents, buttons, lamps, and access panels, special meshes and "EMI-hardened" components are needed.

Once a printed-circuit board design has been optimized for minimal EMI, residual interference can be further reduced if the board is placed in a shielded enclosure. A box's shielding effectiveness in decibels depends on three main factors: its skin, the control of radiation leakage through the box's apertures or open areas (like cooling holes), and the use of filters or shields at entry or exit spots of cables.

A box skin is typically fabricated from sheet metal or metallized plastic. Normally sheet metal skin that is 1 mm thick is more than adequate; it has a shielding effectiveness of more than 100 dB throughout the high-frequency spectrum from 1 MHz to 20 GHz. Conductive coatings on plastic boxes are another matter. Table I shows that at 10 MHz the shielding effectiveness can be as low as 27 dB if a carbon composite is used, or it can run as high as 106 dB for zinc sprayed on plastic by an electric arc process. Plastic filled materials or composites having either conductive powder, flakes, or filament are also used in box shielding; they have an effectiveness similar to that of metallized plastics.


coupling paths created by **3JBAT**rg that interconnects sys-

Shielding Material	Surface Resistance,*	Shielding Effectiveness, dB			
	Ohms/ Square	At 10 MHz	At 100 MHz	At GHz	
Silver Acrylic Paint	0.004	forg ville	At succept mmbh gro	most El	
Silver Epoxy Paint	inpedance is	a n59 ain	e p <b>84</b> sept	M 87	
Silver Deposition	s da penorate a	1 57 198 Ine major	mo 82 le r	89	
Nickel Composite	ated herb-to-ox	35	nd plane. YereMisi-m	10010 57	
Carbon Composite	c fields penetra menf0.0td an	lengamo jup <b>27</b> lo	the electric to the classic to the c	J. Sec.	
Arc-Sprayed Zinc	ni alo.002 doin	106	100 <b>92</b> 188		
Wire Screen (0.64 mm Grid)	N.A.	enil noise 86	ner transm 66	tons 48	

<sup>\*</sup>Effectiveness of shielding materials with 25-um thickness and for frequencies for which the largest dimension of the shielding plate is less than a quarter of a wavelength.

In many cases shielding effectiveness of at least 40 dB is required of plastic housings for microcontroller-based equipment to reduce printed-circuit board radiation to a level that meets FCC regulations in the United States or those of the VDE in Europe. Such skin shielding is easy to achieve. The problem is aperture leakage. The larger the aperture, the greater its radiation leakage because the shield's natural attenuation has been reduced. On the other hand, multiple small holes matching the same area as the single large aperture can attain the same amount of cooling with little or no loss of attenuation properties.

Filters are used to eliminate conducted interference on cables and wires, and can be installed at either the source or the victim. Figure 18 shows an AC power-line filter. The values of the components are not critical; as a guide, the capacitors can be between 0.01 and 0.001 µF, and the inductors are nominally 6.3 µH. Capacitor C1 is designed to shunt any high-frequency differential-mode currents before they can enter the equipment to be protected. Capacitors C2 and C3 are included to shunt any common-mode currents to ground. The inductors, L1 and L2, are called common-mode chokes, and are placed in the circuit to impede any common-mode currents.



Now that the equipment in each box can be successfully designed to combat EMI emission and susceptibility separately, the boxes may be connected together to form a system. Here the input and output cables and, to a lesser extent, the power cable form an "antenna farm" that greatly threatens the overall electromagnetic compatibility of the system. Most field remedies for EMI problems focus on the coupling paths created by the wiring that interconnects systems. By this time most changes to the individual equipment circuits are out of the question.


Let us address five coupling paths that are encountered in typical systems comprised of two or more pieces of equipment connected by cables. These should adequately cover most EMI susceptibility problems. They are:

- · A common ground impedance coupling-a conducting path in which a common impedance is shared between an undesired emission source and the receptor.
- · A common-mode, radiated field-to-cable coupling, in which electromagnetic fields penetrate a loop formed by two pieces of equipment, a cable connecting them, and a ground plane.
- · A differential-mode, radiated field-to-cable coupling, in which the electromagnetic fields penetrate a loop formed by two pieces of equipment and an interconnecting transmission line or cable.
- · A crosstalk coupling, in which signals in one transmission line or cable are capacitively or inductively coupled into another transmission line.

· A conductive path through power lines feeding the equipment.

The first coupling path is formed when two pieces of equipment are connected to the same ground conductor at different points, an arrangement that normally produces a voltage difference between the two points. If possible, connecting both pieces of equipment to a single-point ground eliminates this voltage. Another remedy is to increase the impedance along a loop that includes the path between the ground connections of the two boxes. Examples include the isolation of printed-circuit boards from their cabinet or case, the use of a shielded isolation transformer in the signal path, or the insertion of an inductor between one or both boxes and the ground conductor. The use of balanced circuits, differential line drivers and receivers, and absorbing ferrite beads and rods on the interconnecting cable can further reduce currents produced by this undesirable coupling path.

#### **Common Ground Impedance Coupling**




TL/DD/10562-27

A balanced circuit is configured so its two output signal leads are electrically symmetrical with respect to ground, as the signal increases on one output the signal on the other decreases. Differential line drivers produce a signal that is electrically symmetrical with respect to ground from a single-ended circuit in which only one lead is changing with respect to ground. Ferrite beads, threaded over electrical conductors, substantially attentuate electromagnetic interference by turning radio-frequency energy into heat, which is dissipated in them.

In the second coupling path, a radiated electromagnetic field is converted into a common-mode voltage in the ground plane loop containing the interconnect cable and both boxes. This voltage may be reduced if the loop area is

#### Common-Mode, Radiated Field-to-Cable Coupling



TL/DD/10562-28

mission line, this is done by use or twisted-wire pairs and a shielded cable. Of two physical in entirely purposes a specific part of the pairs and a shielded cable.

As for crosstalk, the fourth coupling path—the reduction of capacitive coupling can be achieved by the implementation of at least one of these steps:

- Reducing the spacing between wire pairs in either or both of the transmission lines. Tagging and paid solo
- Increasing the separation between the two transmission lines.
- Reducing the frequency of operation of the source, if possible.
- Adding a cable shield over either or both transmission lines.
- Twisting the source's or receptor's wire pairs.
- · Twisting both wire pairs in opposite directions.

The fifth coupling path conductively produces both common-mode and differential-mode noise pollution on the power mains. Among several remedies that can suppress the EMI here are the filters and isolation transformers.

There are only about 50 common practical remedies that can be used in most EMI situations. Of these, about 10 suffice in 80 percent of the situations. Most engineers are aware of at least some of these remedies—for example, twisting wires to reduce radiation pickup.

In order to attack the EMI problem, one can make use of the information contained in Table II. First, decide what coupling path has the worst EMI interference problem. From the 11 most common coupling paths listed at the top of the table, find the problem coupling path. Using the numbers found in that table entry, locate the recommended remedy or remedies from the 12 common EMI fixes identified at the bottom of the table. This procedure should be repeated until all significant coupling paths have been properly controlled and the design goal has been met.

The following discussion is not intended to be complete but merely provide an overview of some EMI control techniques available to the intersystem designer and user.

Frequency management suggests both transmitter emission control and improvement of receptors against spurious responses. The object is to design and operationally maintain transmitters so that they occupy the least frequency spectrum possible in order to help control electromagnetic pollution. For example, this implies that long pulse rise and fall times should be used. Quite often one of the most convenient, economic and rapid solutions to an EMI problem in the field, is to change frequency of either the victim receiver or the culprit source.

In those applications where information is passed between systems, a possible time management technique could be utilized where the amount of information transferred is kept to a minimum. This should reduce the amount of time that the receptor is susceptible to any EMI. In communication protocols, for example, essential data could be transmitted in short bursts or control information could be encoded into fewer bits.

Location management refers to EMI control by the selection of location of the potential victim receptor with respect to all other emitters in the environment. In this regard, separation distance between transmitters and receivers is one of the most significant forms of control since interfering source emissions are reduced greatly with the distance between them. The relative position of potentially interfering transmitters to the victim receiver are also significant. If the emitting source and victim receiver are shielded by obstacles, the degree of interference would be substantially reduced.

Direction management refers to the technique of EMI control by gainfully using the direction and attitude of arrival of electromagnetic signals with respect to the potential victim's receiving antenna.

#### TABLE II. Electromagnetic Interference Coupling Paths

Radiated Field to Interconnecting Cable	2, 7, 8, 9, 11	A A Radiated Field to Box 1019 at based ent 12, 13 mol
(Common-Mode)	polena	ouit schematic is useful to the design engineer, but an expe-
Radiated Field to Interconnecting Cable	2, 5, 6	elducti Box to Radiated Field refer reenigne 0112, 130netr
(Differential-Mode)	golsnA	
Interconnecting Cable to Radiated Field (Common-Mode)	ece1, 3, 9, 11	ni seas Box-to-Box Radiation sexilasi rengiset 12, 13 (816 no IMB not make an instruction of ImB not make the IMB
Interconnecting Cable to Radiated Field (Differential-Mode)	1, 3, 5, 6, 7	Box-to-Box Conduction be because in 1, 2, 7, 8, 9
Cable-to-Cable Crosstalk (a)	1, 2, 3, 4, 5, 6, 10	. Suntonna suranchingo Budustia ici saunacinfi incika stitoc
Edga Capacator	1	a Jumpin religion A. Isrango your ere anglishing agont of

## Electromagnetic Interference Fixes cobart to be a notacidence a super of yields

- 1. Insert Filter In Signal Source
- 2. Insert Filter in Signal Receptor
- 3. Insert Filter in Power Source
- 4. Insert Filter in Power Receptor
- 5. Twist Wire Pair
- 6. Shield Cable
- 7. Use Balanced Circuits

- 8. Install Differential Line Drivers and Receivers
- 9. Float Printed Circuit Board(s)
- 10. Separate Wire Pair and letigib a seviovni ritag gnilguod
- 11. Use Ferrite Beads: O\l olno asoart langta bna yduotio
- 12. Use a Multilayer Instead of a Single-Layer Printed Circuit Boards

lines may be "opto-coupled" or otherwise supposedly iso-

8

### DESIGN GUIDELINES CONTROL IN 12 MICE AND ADDRESS OF THE PROPERTY OF THE PROPER

The growth of concern over electromagnetic compatibility (EMC) in electronic systems continues to rise in the years since the FCC proclaimed that there shall be no more pollution of the electromagnetic spectrum. Still, designers have not yet fully come to grips with a major source and victim of electromagnetic interference—the printed circuit board. The most critical stage for addressing EMI is during the circuit board design. Numerous tales of woe can be recounted about the eleventh hour attempt at solving an EMI problem by retrofit because EMC was given no attention during design. This retrofit ultimately costs much more than design stage EMC, holds up production, and generally makes managers unhappy. With these facts in mind, let's address electromagnetic compatibility considerations in printed circuit board design.

### Logic Selection

Logic selection can ultimately dictate how much attention must be given to EMC in the total circuit design. The first guideline should be: use the slowest speed logic that will do the job. Logic speed refers to transition times of output signals and gate responses to input signals. Many emissions and susceptibility problems can be minimized if a slow speed logic is used. For example, a square wave clock or signal pulse with a 3 ns rise time generates radio frequency (100 MHz and higher) energy that is gated about on the PC board. It also means that the logic can respond to comparable radio frequency energy if it gets onto the boards.

The type of logic to be used is normally an early design decision, so that control of edge speeds and, hence, emissions and susceptibility is practical early. Of course, other factors such as required system performance, speed, and timing considerations must enter into this decision. If possible, design the circuit with a slow speed logic. The use of slow speed logic, however, does not guarantee that EMC will exist when the circuit is built; so proper EMC techniques should still be implemented consistently during the remainder of the circuit design.

### **Component Layout**

Component layout is the second stage in PC board design. Schematics tell little or nothing about how systems will perform once the board is etched, stuffed, and powered. A circuit schematic is useful to the design engineer, but an experienced EMC engineer refers to the PC board when trouble-shooting. By controlling the board layout in the design stage, the designer realizes two benefits: (1) a decrease in EMI problems when the circuit or system is sent for EMI or quality assurance testing; and (2) the number of EMI coupling paths is reduced, saving troubleshooting time and effort later on.


Some layout guidelines for arranging components according to logic speed, frequency, and function are shown in *Figure 19*. These guidelines are very general. A particular circuit is likely to require a combination and/or tradeoffs of the above arrangements. Isolation of the I/O from digital circuitry is important where emissions or susceptibility may be a problem. For the case of emissions, a frequently encountered coupling path involves a digital energy coupling through I/O circuitry and signal traces onto I/O cables and wires, where the latter subsequently radiate. When susceptibility is a problem, it is common for the EMI energy to couple from I/O circuits onto sensitive digital lines, even though the I/O lines may be "opto-coupled" or otherwise supposedly isolated. In both situations, the solution often lies in the proper


electrical and physical isolation of analog and low speed digital lines from high speed circuits. When high speed signals are designed to leave the board, the reduction of EMI is usually performed via shielding of I/O cables and is not considered here.


Therefore, a major guideline in laying out boards is to isolate the I/O circuitry from the high speed logic. This method applied even if the logic is being clocked at "only" a few MHz. Often, the fundamental frequency is of marginal interest, with the harmonics generated from switching edges of the clock being the biggest emission culprits. Internal system input/output PCB circuity should be mounted as close to the edge connector as possible and capacitive filtering of these lines may be necessary to reduce EMI on the lines.


High speed logic components should be grouped together. Digital interface circuitry and I/O circuitry should be physically isolated from each other and routed on separate connectors, if possible as shown in *Figure 19d*.

• No High Frequency Signals to the Backplane









### Power Supply Bussing 101 Tu 080.0 to sulav bataluciao


Power supply bussing is the next major concern in the design phase. Isolated digital and analog power supplies must be used when mixing analog and digital circuitry on a board. The design preferably should provide for separate power supply distribution for both the analog and digital circuitry. Single point common grounding of analog and digital power supplies should be performed at one point and one point only—usually at the motherboard power supply input for multi-card designs, or at the power supply input edge connector on a single card system. The fundamental feature of good power supply bussing, however, is low impedance and good decoupling over a large range of frequencies. A low impedance distribution system requires two design features: (1) proper power supply and return trace layout and (2) proper use of decoupling capacitors.

At high frequencies, PCB traces and the power supply busses ( $\pm V_{CC}$  and 0V) are viewed as transmission lines with associated characteristic impedance,  $Z_{O}$ , as modeled in Figure 20. The goal of the designer is to maximize the capacitance between the lines and minimize the self-inductance, thus creating a low  $Z_{O}$ . Table III shows the characteristic impedance of various two-trace configurations as a function of trace width, W, and trace separation, h.

TABLE III

-bs of as felianso our reuTABLE III and another second to			
-nim e	d nso #1daaon	o lo alost #25rt sees	datab 5#3 seemb
-redber	t==-	instion. I writinating	most and uD below
	Z <sub>01</sub> h		t=
W/h or	W	Z <sub>02</sub> — h-	Z <sub>03</sub>   W
D/W	Parallel Strips*	Strip Over Ground Plane*	
D/ W	rarallel strips	Strip Over Ground Fiane	Strips side by side
0.5	377	377	NA NA
0.6	281		INA
		se tellere 240 A , lottera	
0.8	om e 211 187	oitsnime <sup>211</sup> ehea bos	tions. A Anderuilet
emusn	no ton ob va	applications since the	nawasi wal not lut
1.0		ningward 169 no lellers	
1.1	153	153	25
1.2	140	140	og DU 34pin eane
1.5	s bee <sup>112</sup> dpirt	ni jutaeu 112 om ens ei	62 53 achoe
200	99	this ens 84 sol ent to	taom e 73 dw anoit
2010	04	itween the driver and	
2.5	67	67	87
3.0	11 w 56 w 1811	of Tames 56 VSW quie	owl s eggsoer liew
3.5	ed) nd8u thet	negeb si 48 putilona s	
4.0	sison 42 has e	the eule 42 and neverb	ent to 114 mbedmi
5.0	:slumnol erif		127
6.0	28	28	137
7.0	24	+ eo 2 240 2 00 V	146
8.0	21	21	153
9.0	19	Series 791 mination	160
10.0	17	17	166
400	1000		01008
12.0	14	14	176 188
20.0	8.4	8.4	204
25.0	6.7 (2) +	29 + 20 6.7 × 20 V =	217
30.0	5.6	5.6	227
40.0	4.2	4.2	243
50.0	3.4	3.4	255

ently all in grive egation and that eno eo fliw aTL/DD/10562-30



TL/DD/10562-29

where L<sub>O</sub> and C<sub>O</sub> are, respectively, the distributed inductance and capacitance per unit length of the line

### FIGURE 20

Any one of the three configurations may be viewed as a possible method of routing power supply (or signal) traces. The most important feature of Table III is the noticeable difference in impedance between the parallel strips and strip over ground plane compared with the side-by-side configurations.

As an example of the amount of voltage that can be generated across the impedance of a power bus, consider TTL logic which pulls a current of approximately 16 mA from a supply that has a  $25\Omega$  bus impedance (this assumes no decoupling present). The transient voltage is approximately  $dV=0.016\times25\Omega=400$  mV, which is equal to the noise immunity level of the TTL logic. A  $25\Omega$  (or higher) impedance is not uncommon in many designs where the supply and return traces are routed on the same side of the board in a side-by-side fashion. In fact, it is not uncommon to find situations where the power supply and return traces are routed quite a distance from each other, thereby increasing the overall impedance of the distribution system. This is obviously a poor layout.

Power and ground planes offer the least overall impedance. The use of these planes leads the designer closer to a multi-layer board. At the very least, it is recommended that all open areas on the PC board be "landfilled" with a 0V reference plane so that ground impedance is minimized.

Multi-layer boards offer a considerable reduction in power supply impedance, as well as other benefits. As shown in Table III, the impedance of a multi-layer power/ground plane bus grows very small (on the order of an ohm or less), assuming a W/h ratio greater than 100. Multi-layer board designs also pay dividends in terms of greatly reduced EMI, and they provide close control of line impedances where impedance matching is important. In addition, shielding benefits can be realized. For high-density, high-speed logic applications, the use of a multi-layer board is almost mandatory. The problem with multi-layer boards is the increased cost of design and fabrication and increased difficulty in board repair.

### Decoupling

High-speed CMOS has special decoupling and printed circuit board layout requirements. Adhering to these requirements will ensure the maximum advantages are gained with CMOS devices in system performance and EMC performance.

Local high frequency decoupling is required to supply power to the chip when it is transitioning from a LOW to a HIGH value. This power is necessary to charge the load capacitance or drive a line impedance.

For most power distribution networks, the typical impedance can be between 50 and  $100\Omega$ . This impedance appears in series with the load impedance and will cause a droop in the


<sup>\*</sup>Mylar dielectric assumed: DC = 5.0 D > nearby ground plane \*\*Paper base phenolic or glass epoxy assumed: DC = 4.7

 $Z01 = (377/\sqrt{DC}) \times (h/W)$ , for W > 3h and h > 3t

 $Z02 = (377/\sqrt{DC}) \times (h/W)$ , for W > 3h


Z03 =  $(120/\sqrt{DC})$  lne  $(D/W + \sqrt{D/W^2 - 1})$  for  $W \gg t$ 

V<sub>CC</sub> at the part. This limits the available voltage swing at the local node, unless some form of decoupling is used. This drooping of rails will cause the rise and fall times to become elongated. Consider the example presented in Figure 21 used to help calculate the amount of decoupling necessary. This circuit utilizes an octal buffer driving a  $100\Omega$  bus from a point somewhere in the middle.



Being in the middle of the bus, the driver will see two  $100\Omega$ loads in parallel, or an effective impedance of  $50\Omega$ . To switch the line from rail to rail, a drive of 94 mA is needed  $(4.8V/50\Omega)$  and more than 750 mA will be required if all eight lines switch at once. This instantaneous current requirement will generate a voltage drop across the impedance of the power lines, causing the actual V<sub>CC</sub> at the chip to droop. This droop limits the voltage swing available to the driver. The net effect of the voltage droop will be to lengthen device rise and fall times and slow system operation. A local decoupling capacitor is required to act as a low impedance supply for the driver chip during high current demands. It will maintain the voltage within acceptable limits and keep rise and fall times to a minimum. The necessary values for decoupling capacitors can be calculated with the formula given in Figure 22. aldereblanco a nello abrece isvel-illul

In this example, if the V<sub>CC</sub> droop is to be kept below 0.1V and the edge rate equals 4 ns, we can calculate the value of the decoupling capacitor by use of the charge on a capacitor equation: Q = CV. The capacitor must supply the high demand current during the transition period and is represented by I = C (dV/dt). Rearranging this somewhat yields C = I (dt/dV).



Specify V<sub>CC</sub> Droop = 0.1V max during switching time of 4 ns moneg OW a one consimoned stoket in 2 TL/DD/10562-32

Q = CV charge on capacitor I = C dV/dt

 $C = 1 \text{ dt/dV} = 750 \text{ mA} \times 4 \text{ ns } / 0.1 \text{V} = 0.030 \ \mu\text{F}$ Select  $C_B = 0.047 \,\mu\text{F}$  or greater

FIGURE 22 Now, I = 750 mA assuming all 8 outputs switch simultaneously for worst case conditions, dt = switching period or 4 ns, and dV is the specified V<sub>CC</sub> droop of 0.1V. This yields a calculated value of 0.030 µF for the decoupling capacitor. So, a selection of 0.047 µF or greater should be sufficient. It is good practice to distribute decoupling capacitors evenly throughout the logic on the board, placing one capacitor for every package as close to the power and ground pins as possible. The parasitic induction in the capacitor leads can be greatly reduced or eliminated by the use of surface mount chip capacitors soldered directly onto the board at the appropriate locations. Decoupling capacitors need to be of the high K ceramic type with low equivalent series resistance (ESR), consisting primarily of series inductance and series resistance. Capacitors using 5ZU dielectric have suitable properties and make a good choice for decoupling capacitors; they offer minimum cost and effective perform-(1) proper power supply and return trace layout ar.sons

## Proper Signal Trace Layout

Although crosstalk cannot be totally eliminated, there are some design techniques that can reduce system problems resulting from crosstalk. In any design, the distance that lines run adjacent to each other should be kept as short as possible. The best situation is when the lines are perpendicular to each other. Crosstalk problems can also be reduced by moving lines further apart or by inserting ground lines or planes between them.

For those situations where lines must run parallel as in address and data buses, the effects of crosstalk can be minmized by line termination. Terminating a line in its characteristic impedance reduces the amplitude of an initial crosstalk pulse by 50%. Terminating the line will also reduce the amount of ringing.

There are several termination schemes which may be used. They are series, parallel, AC parallel and Thevenin terminations. AC parallel and series terminations are the most useful for low power applications since they do not consume any DC power. Parallel and Thevenin terminations experience high DC power consumption.

Series terminations are most useful in high-speed applications where most of the loads are at the far end of the line. Loads that are between the driver and the end of the line will receive a two-step waveform. The first wave will be the incident wave. The amplitude is dependent upon the output impedance of the driver, the value of the series resistor and the impedance of the line according to the formula:

$$V_W = V_{CC} * Z_{0e} / (Z_{0e} + R_S + Z_S)$$
Series Termination
$$\begin{array}{c} \text{Source} & \text{load} \\ \\ \text{TL/DD/10562-33} \\ \\ V_W = V_{CC} \times Z_{0e} / (Z_{0e} + R_S + Z_S) \end{array}$$


where Rs is the series resistor Zs is the output impedance of the driver Zoe is the equivalent line impedance

The amplitude will be one-half the voltage swing if Rs (the series resistor) plus the output impedance (ZS) of the driver is equal to the line impedance (Zoe). The second step of the waveform is the reflection from the end of the line and will have an amplitude equal to that of the first step. All devices on the line will receive a valid level only after the wave has

propagated down the line and returned to the driver. Therefore, all inputs will see the full voltage swing within two times the delay of the line.

Parallel terminations are not generally recommended for CMOS circuits due to their power consumption, which can exceed the power consumption of the logic itself. The power consumption of parallel terminations is a function of the resistor value and the duty cycle of the signal. In addition, parallel termination tends to bias the output levels of the driver towards either V<sub>CC</sub> or ground depending on which bus the resistor is connected to. While this feature is not desirable for driving CMOS inputs because the trip levels are typically V<sub>CC</sub>/2, it can be useful for driving TTL inputs where level shifting is desirable in order to interface with CMOS devices and of trayel based established and engiseb


### Parallel Termination




AC parallel terminations work well for applications where the increase in bus delays caused by series terminations are undesirable. The effects of AC parallel terminations are similar to the effects of standard parallel terminations. The major difference is that the capacitor blocks any DC current path and helps to reduce power consumption.

Thevenin terminations are not generally recommended due to their power consumption.

## AC Parallel Termination



### quently, there is notination and Thevenin Terminator cable



Like parallel terminations, a DC path to ground is created by the terminating resistors. The power consumption of a Thevenin termination, though, will generally be independent of the signal duty cycle. Thevenin terminations are more applicable for driving CMOS inputs because they do not bias the output levels as paralleled terminations do. It should be noted that output lines with Thevenin terminations should not be left floating since this will cause the undriven input levels to float between VCC and ground, increasing power consumption.

### unique system in which EMC was practice sonue bruong

-ni ent negly source vi

Observing either one of the following rules is sufficient to avoid running into any of the problems associated with ground bounce:

- · First, use caution when driving asynchronous TTL-level inputs from CMOS octal outputs. Ground bounce glitches may cause spurious inputs that will alter the state of nonclocked logic non nobelbar aud T. yleviloegeer . .
- . Second, use caution when running control lines (set, reset, load, clock, chip select) which are glitch-sensitive through the same devices that drive data or address


When it is not possible to avoid the above conditions, there are simple precautions available which can minimize ground bounce noise. These are:

- · Choose package outputs that are as close to the ground pin as possible to drive asynchronous TTL-level inputs.
- · Use the lowest V<sub>CC</sub> possible or separate the power supplies. arouter jampis eviesnoo of si sirit to etisoggo s
- · Use board design practices which reduce any additive noise sources, such as crosstalk, reflections, etc.


## Components there are semested notisiber ebom lating

The interference effect by rectifier diodes, typically found in power supply sections of PC boards, can be minmized by one or more of the following measures:

- · Placing a bypass capacitor in parallel with each rectifier
- · Placing a resistor in series with each rectifier diode.
- · Placing an R-F bypass capacitor to ground from one or both sides of each rectifier diode.
- · Operating the rectifier diodes well below their rated current capability.



## provide good mailing between contacts which will insure




## Cables and Connectors and another and another and another and another and another and another and another and another and another and another and another and another and another and another and another another and another another and another another another and another

Several options are available to reduce EMI from a typical ribbon cable used to interconnect pieces of equipment. These include:

- · Reduce spacing between conductors (h in the figure) by reducing the size of wires used and reducing the insulation thickness.
- · Join alternate signal returns together at the connectors at each end of the cable.
- Twist parallel wire pairs in ribbon cables.
- · Shield ribbon cable with metal foil cover (superior to braid).
- · Replace discrete ribbon cable with stripline flexprint ca-

is out of phase with radiation from pair N and N+1 and will tend to cancel. In practice, however, the net radiation is reduced by 20–30 dB with 30 dB being a good default value.


### Alternating Signal Returns Minimizes Radiation



TL/DD/10562-39

The opposite of this is to conserve signal returns by only using one, or two, wires to service N data lines in a ribbon cable. For data lines farther from the return line, the differential mode radiation becomes so great that this cable tends to maximize EMI radiation. Another disadvantage of this approach is poor impedance control in the resulting transmission line. This could result in distortion of pulses and cause reflections, especially for high-speed logic, and common return impedance noise in this single ground wire.

### Single Signal Return Maximizes Radiation



TL/DD/10562-40

Ideally, connectors should have negligible resistance for obvious reasons other than EMI control. They should provide foolproof alignment to minimize the possibility of contact damage over time and use which would increase the resistance and be prone to vibration and shock. Adequate force to provide good mating between contacts which will insure low resistance and limit likelihood of damage. Connectors should mate with little friction to minimize the effects of continual disconnections and connections increasing the contact resistance with use as the contacts wear out. A contamination free design should be used to avoid corrosion and oxidation increasing resistance and susceptibility to shock and vibration causing intermittent contact.

### **Special Considerations with Development Tools**

The following set of guidelines have been compiled from the experiences of the Development Systems Group and the Microcontroller Applications Group in Santa Clara. They should be considered additional techniques and guidelines to be followed concurrently with the standard ones already presented. Some are general and some may be specific to development systems use.

Ground bounce prevention and minimization techniques presented in this Application Note should be strictly adhered to when using '373 type transparent latches on the HPC's external address/data bus. Multiple simultaneously switching outputs could produce ground bounce significant enough to cause false latching. Observe good EMI planning by locating the latches as close to the HPC as possible. The use of multi-layer printed circuit boards with good ground planes and following appropriate layout techniques is

and the use of IC sockets is absolutely out of the question.
The concern here is not so much EMI affecting the outside world but EMI strangling the operation of the module itself.

The inputs to the buffers in a '244 type octal buffer package are placed adjacent or side-by-side outputs of other buffers in the package. This configuration would tend to maximize the crosstalk or noise coupling from the inputs to the outputs. On the other hand, the buffer inputs in a '544 type package are on one side of the package and the outputs are on the other. The use of these package types in high speed designs can facilitate board layout to help reduce the effects of crosstalk.

Use extra heavy ground wires between emulator and target board. Rely on the ground returns in the emulator cable for reduction of differential-mode noise radiated from the cable but heavy-duty help is required for reducing power line impedance in the integrated development system.

Unused HPC inputs, most importantly NMI and RDY/ $\overline{\text{HLD}}$ , must be tied to  $V_{CC}$  directly or through a pull-up resistor. This not only tends to reduce power consumption, but will avoid noise problems triggering an unwanted action.

In order to reduce the effects of noise generated by high speed signal changes, a sort of Frequency Management technique might be applied. If possible, develop application hardware and software at a slower crystal operating frequency. If ringing, crosstalk, or other combinations of radiated and conducted noise problems exist, the result may be to move the problem from one point in the affected signal waveform to a different point. Thus, apparent "noise glitches" that caused a latch to erroneously trigger when the input data was still changing, may now come at a time when they are non-destructive such as at a point when the input data is now stable.

Some applications require driving the HPC clock input, CKI, with an external signal. The emulator tools are all clocked using a crystal network with the HPC so that the generation of the system timing is contained on the tool itself. Consequently, there is no connection between the emulator cable connector on the tool and the CKI pin at the HPC. However, when the emulator cable is now inserted into the target board, the target board's clock signal travelling along the cable couples noise onto adjacent signal lines causing symptoms pointing to an apparent failure of the emulator tool. The recommendation is to disable the clock drive to the CKI pin at the HPC pad on the target board whenever the emulator tool is connected. The emulator tools supply the system clock so there is no need for the clock on the target and signal crosstalk on the emulator cable can be greatly reduced with minimal implementation. If one insists that the emulator tool and the target be synchronous, then bring the clock signal from the target to the emulator tool external to the emulator cable via twisted wire pair or coax cable. Remove the clock drive connection to CKI at the target to prevent the signal from entering the cable. Finally, remove crystal components on emulator tool to prevent problems with the signal.

Connecting boards and modules together to make a totally unique system in which EMC was practiced is necessary to ensure little problem with the environment. But, connecting

- EMC Receivers or Spectrum Analyzers to cover the frequency range from 450 kHz to 1000 MHz.
- Dipole antennas (2) to cover the frequency range from 30 MHz to 1000 MHz.
- Masts or supports which will allow antenna elevation to be increased to at least 4 meters and also allow the polarization to be changed.
- Line impedance stabilization networks (LISN) built in accordance with CISPR requirements. These are 50Ω, 50 μH devices and are inserted between power mains and test item to permit making repeatable conducted EMI measurements.
- · Power line filters.
- · An appropriate test site.

### **Environment**

The most controversial item on the test requirement list is the appropriate test site. The FCC required emission limits are comparable with the ambient RF level. These low limits and the noisy ambient would indicate that the tests should be made in a shielded enclosure. Unfortunately, all shielded enclosures introduce significant errors into the radiated measurements because of room reflections, room resonances, and antenna loading. To reduce the magnitude of these problems, the FCC has specified that measurements should be made at an open-field test site. Open-field test sites frequently have high ambient levels especially in the FM broadcast band. They may also have ground reflection variations as a function of soil moisture.

The FCC will permit the use of anechoic shielded enclosures which have reduced reflections, provided an error analysis is made to show correlation of interior RF levels with those of an open-field test site. The cost of an anechoic enclosure is its major drawback. For measurements other than for certification, the test site does not have to be in accordance with government regulations. There are also alternatives where an agency or private company will perform the tests for you at their facility for a nominal fee.

Many manufacturers are using shielded enclosures that they have constructed on site or purchased from one of the shielded enclosures manufacturers. The measurement requirement is that the RF ambient levels should be 6 dB or more below the specifications limits. This may require 20 dB worth of aluminum foil or 160 dB worth of electrical seals. Only a site survey can provide that answer. In any case, some margin of safety should be made, 6–10 dB, plus periodic check for reflection problems.

### Instrumentation

After the appropriate test site has been obtained, whether a room or a quiet open field, then the testing can begin. If the

proximates normal operation. During operation of the equipment under test, the EMI measuring equipment is used to determine the amplitude of the radiated emission.

At NSC, we have a spectrum analyzer than can be attached to a Personal Computer that runs software to control experiments and report results. It automatically marks the computer display with FCC limits for quick comparison with the amplitude of the emissions signal. This setup is outside the shielded enclosure and can be used to determine if the equipment under test is failing any FCC requirements.

If the test sample fails, we can move inside the room and use near-field probes to help pinpoint the source of emissions. The spectrum analyzer samples the signal generated by the source at many different frequencies. The scale across the bottom of the screen is frequency and the scale along the side is signal amplitude in dBuV/m. Thus, we can quickly determine where the peak amplitude of the generated noise is located, read what level that is, and at what frequency it is being generated.

A little analysis and thought should then allow you to determine what signal could be the culprit. For example, if the noise problem is at 16 MHz and the system clock is 16 MHz, then the basic clock signal is causing the problem. If the noise problem is at even multiples of 16 MHz it could be caused by rise and fall times on the 16 MHz clock or overshoot and undershoot on that clock. In the case of the HPC, since it generates a clock output that is the system clock divided by 2 (CK2 = CKI/2), the noise frequency generated at the multiple of the 16 MHz signal could also be due to CK2 or any device that is clocked by that signal. Unfortunately for the investigator, everything else inside the part is clocked by CK2, which includes bus transitions and input sampling.

### Cost

Basically, the risks of no EMI control will include the following:

- Vehicle/System Performance Degradation
- · Degradation to outside world equipment
- Personal Hazards
- Ordinance Hazards
- Acceptance Delays

The sum which can mean anything from a minor system or equipment performance compromise to the total cancellation of a project.

The cost of EMI control will vary and include the following:

- · Government procurement requirements
- Company proposal preparation
- EMI Control Plan
- Test Plan
- · EMI Tests and Reports

A rough guideline that can be used might be:

1%-3%% of \$100 Million projects

3%-7% of \$1 Million to \$10 Million projects

7%-12% of small items

8

### SUMMARY and period to all betaet ed of trian

The design and construction of an electromagnetically compatible printed circuit board does not necessarily require a big change in current practices. On the contrary, the implementation of EMC principles during the design process can fit in with the ongoing design. When EMC is designed into the board, the requirements to shield circuitry, cables, and enclosures, as well as other costly eleventh hour surprises, will be drastically reduced or even eliminated. Without EMC in the design stage, production can be held up and the cost of the project increases.

### REFERENCES

- Atkinson, Kenn-Osburn, John-White, Donald, Taming EMI in Microprocessor Systems, IEEE Spectrum, December 1985, pp 30–37
- Balakrishnan, R. V., Reducing Noise on Microcomputer Buses, National Semiconductor Application Note 337, May 1983
- 3. Brewer, Ron W., Test Methodology to Determine Levels of Conducted and Radiated Emissions from Computer Systems, EMC Technology, July 1982, p 10
- Engineering Staff, Don White Consultants, Inc., The Role of Cables & Connectors in Control of EMI, EMC Technology, July 1982, pp 16–26
- A little analysis and thought should then allow you to determine what signal could be the culput. For example, if the notes problem is at 16 MHz and the system clock is 18 MHz, then the basic clock signal is causing the problem. If the noise problem is at even multiples of 16 MHz clock or overcaused by rise and fall times on the 16 MHz clock or overshoot and undershoot on that clock. In the case of the HPC, since it generates a clock output that is the system clock divided by 2 (CK2 = CKI/2), the noise frequency generated at the multiple of the 16 MHz signal could also be due to CK2 or any device that is clocked by that stanel. Unfortu-
- 5
  - Mariala 10 man Dudamana Danadahan
    - Degradation to outside world equipment
      - · Personal Hazards
      - Ordinance Hazarda
      - Acceptance Delays
- The sum which can mean anything from a minor system or equipment performance compromise to the total cancellation of a project.
- The cost of EMI central will vary and include the following:
  - anequiper inemetupord memmevos
    - · Company proposal preparation
      - \* EMI Control Plan
        - Test Plan
      - · EMI Tests and Reports
  - A rough guideline that can be used might be 1%-3%% of \$100 Million projects 3%-7% of \$1 Million to \$10 Million projects

- Fairchild Semiconductor, Design Considerations, Fairchild Advanced CMOS Technology Logic Data Book, 1987, pp 4–3 to 4–12
- Fairchild Semiconductor, Understanding and Minimizing Ground Bounce, Application Note DU-6, August 1987
- Interference Control Technology, Introduction to EMI/ RFI/EMC, Course Notebook on Electromagnetic Compatibility, August 1988
- Violette, Michael F. and J.L., EMI Control in the Design and Layout of Printed Circuit Boards, EMC Technology, March-April 1986, pp 19–32
- 9. Violette, Michael F., Curing Electromagnetic Interference, Radio-Electronics, November 1985, pp 50–56
- Wakeman, Larry, High-Speed-CMOS Designs Address Noise and I/O Levels, National Semiconductor Application Note 375, September 1984
- 11. White, Donald R. J., *EMI Control Methods and Techniques*, **Electromagnetic Interference and Compatibility Vol 3**, copyright 1988 by Interference Control Technologies
- Line impedance stabilization networks (LISN) built in accordance with CISPR requirements. These are 600, 50 µH devices and are inserted between power mains and test item to permit making repeatable conducted.
  - · Power line filters.
  - e An appropriate test

### Environment

The most controversial item on the test requirement list is appropriate test site. The FCC required emission limits are comparable with the ambient RF level. These low limits and the noisy ambient would indicate that the tests should be made in a shielded endosure. Unfortunately, all shielded endosures introduce significant errors into the redisted measurements because of room reflections, room resonances, and antenna loading. To reduce the magnitude of these problems, the FCC has specified that measurements should be made at an open-field test site. Open-field test sites requently have high ambient levels especially in the sites trequently have high ambient levels especially in the sites trequently have high ambient levels especially in the sites that the stations are sites that the site of the sit

The FOC will permit the use of anechoic shielded enclosures which have reduced reflections, provided an error analysis is made to show correlation of interior RF levels with those of an open-field test site. The cost of an anecholosure is its major drawback. For measurements other than for certification, the test site does not have to be in accordance with government regulations. There are also atternatives where an agency or private company will perform the tests for you at their facility for a nominal fee.

Many manufacturers are using shielded enclosures that they have constructed on site or purchased from one of the shielded enclosures manufacturers. The measurement requirement is that the RF ambient tevels should be 6 dB or more below the specifications limits. This may require 20 dB worth of aluminum foll or 150 dB worth of electrical seals. Only a site survey can provide that answer. In any case, some margin of safety should be made, 8–10 dB, plus perhoods.

### nolistnemuntent

After the appropriate test site has been obtained, whether a room or a quiet open field, then the testing can begin. If the

# Build a Direction-Sensing Bidirectional Repeater

National Semiconductor Application Note 702
Gary Murdock
John Goldie



When designing an EIA-485 control bus to link widely separated machinery and process controllers, devising a scheme to control the repeaters can be one of the more awkward tasks. In long buses, bus segments are joined with repeaters if the distance exceeds the maximum allowed by one cable segment.

Usually the buses are of a master-slave configuration—a bus network can consist of a master, two slaves, and two repeaters, for instance (Figure 1). Amplifying control signals and making sure that they're clearly received by the slaves is one task performed by the repeaters. Repeaters can also increase the number of slaves per cable segment, extending the control bus's reach. To ensure that signals travel through repeaters correctly in both master-to-slave and slave-to-master directions, though, the repeaters must be switched.

the state information and generates the enable signs

Controlling the switching can be a cumbersome task. One way to handle it is to generate a repeater-reversing signal at the slave location and carry it over a dedicated control line to the repeaters. The catch is that the repeater control line needs to be very long—the length of the cable segment, in fact. Handling direction control remotely introduces delays and increases the possibility of errors. Ideally, control of the repeater switching would occur locally, at the repeaters themselves. Designers can achieve this local control and get rid of repeater lines by building a smart, direction-sensing repeater.

## CONTROLLING REPEATERS

To see the advantages of direction-sensing repeaters, look at a design that uses repeater control lines (Figure 2). Based on the repeater control circuit used by the Intel Bitbus, this design is for twisted-pair cable. (Sometimes ribbon cable can be used instead). The differential line drivers and receivers are designed for multipoint applications and meet the EIA-485 standard.




FIGURE 2. Repeater Direction Can Be Switched from the Slave's End with a Biased Repeater-Control Line

TL/F/10876-2

"Reprinted with written permission from Electronic Design, (Vol. 37, No. 10) May 11, 1989, Copyright 1989 Penton Publishing"

Bias resistors on the control line typically enable the repeater in the direction away from the master. In this case, the master is the talker and the data flows in the master-to-slave direction. When a slave responds to a poll from the master, it drives its direction control line—DE/RE—high. This drives the slave's repeater control line high, overriding the low state normally imposed by the bias resistors. The orientation of each repeater between the slave and the master is switched to the slave-to-master direction. All other repeaters stay enabled in the direction away from the master—letting slaves talk to any other slave, if the protocol allows it. The repeater control line is actively driven to only one state (high), so that if more than one slave tries to drive the control line at the same time, contention current is minimized.

Eliminating the repeater control line in the network greatly simplifies the circuit (*Figure 3*). Here, a local data directionsensing control circuit switches repeater direction. The circuit switches the repeater in the right direction by sensing which side of the data line is active first. If the master side is active first, the repeater is enabled in the master-to-slave direction, and vice versa. If the master and slave are active simultaneously, neither direction is enabled.

Two line-sense circuits work in the local control circuit. One monitors the master side of the data line, the other the slave side. The data line is active when driven to a differential high or low. The data line is inactive when all drivers connected to it are in TRI-STATE®. Resistors bias the sense circuit receiver inputs to produce high receiver outputs when the data line is inactive. When the data line is driven, the bias is overridden and the receivers respond to the signals on the data line. One output switches to the same state as the data line, and the other output switches to the complementary state. An active line sends complementary inputs to the AND gate and switches the sense circuit output low. An inactive data line produces high inputs to the AND gate (because of the resistor bias) and switches the output high. Data direction is determined by detecting which sense-circuit output (master or slave) goes low first.

The direction-sensing repeater design divides into six functional blocks (Figure 4). The first block—block a—is a bidirectional repeater. Block b senses the state of the data line on each side of the repeater. It checks for either a driven state (active) or a high impedance state (inactive). Block c determines the enable signals according to the line states. Block d generates pulses used for masking, clocking, and error signals. Block e filters, generates a pulse, and detects a valid line state change. Block f latches in the most current line state information and generates the enable signals to the repeaters.




FIGURE 3. Switching Repeater Direction Locally Avoids a Cumbersome and Costly Repeater Control Line

witten permission from Electronic Design, (Vol. 37, No. 10) litry 11, 1989, Copyright 1989 Person Publishing'

FIGURE 2. Repeater Direction Can Be Switched from the




FIGURE 4. Direction-Sensing Circuity Switches the Repeater in the Direction that Data Is Being Transmitted

inted on signals I and 2 go low, since opacities passing inough the repeater. Because data transitions don't flange the line state—it stays active—no new clock pulse is generated and the enables aren't updated.

TRIGGERING ONE-SHOTS

Block of includes four reinggerable LST23 one-shots for liming functions. The first one-shot is triggered when a valid line state change is detected. Its output trips the second and third one-shots on the same edge. The second oneshot's output is used as an enable mask, while the output of the third generates the clock pulse that latches in the latest canable bits. The fourth one-shot senses errors, it is activated when a collision occurs.

The one-shot's output pulse widths are set by external capacitors and resistors. Standard 74128 one-shots shouldn't be substituted for the LS129 devices, because the LS129 IC's clear pin is also a trigger. Also, the resistor and capacitor should be as close to the device pins as possible, to bright stay capacitance and noise pickup. In this application, these are affect the one-shots' time constants.

The first low-pass filter performs this function, with component values for a repeater linding two 1000-meter cable segments and a data rate of 200 kbaud. This filter also controls the length of time required to enable and disable the repeater. The difference between these two times is the delay of the low-pass filter. The enable time—375 ns from LS04 output to LS132 output—is shorter than the disable time shout 3.5 µs—because during enable, the capacitor

The final block masks the enable bits to the repeater when the second one-shot is riagered by the first. A latch holds the repeater direction enable bits when a valid line change has occurred. The enable lines are automatically masked for 200 ns, guaranteeing return to the inactive state and disabiling the repeater when the D filip-flops are changing

The bidirectional repeater consists of two standard-pinout EIA-485 transceivers. The inverter inverts the enable line on one of the transceivers, so that two standard transceivers can be used. The "active-low" receiver enables are permanently enabled by hard-wiring them to ground. The driver enables are set by the output of the LS00 and LS08 gates. Data lines must be terminated on each side of the repeater to bias the line for the line-sense circuits. The termination resistor should be selected to match the transmission line's characteristic impedance— $100\Omega$  to  $120\Omega$  is typical for twisted pair.

In block b, an EIA-485 quad receiver senses the line to determine whether it's active or inactive. Each receiver pair monitors one side of the transmission line. The quad receiver's enable should be hard-wired ON. Resistors bias the receiver input to a positive differential voltage that produces a high ouptut when all drivers are in TRI-STATE mode. The receiver outputs are combined with an AND gate. A falling edge at the AND gate output indicates an active line, and a rising edge indicates a return to the Z line state.

The logic in block c—standard gates and the LS132 NAND gate—prevents the repeater from being enabled in case of collision. If both data lines become active at the same time, logic will disable transmission in both directions. In addition to the NAND function, the LS132 gate's inputs have hysteresis to increase noise immunity. This yields a jitter-free output from a slow input signal.

When drivers on each side of the repeater drive the line simultaneously, a collision occurs. To prevent this, the logic in block c keeps both repeater drivers off until the lines on both sides have returned to the inactive state. When a collision occurs, a low appears at signal locations 1 and 2. The logic sets the D flip-flop inputs high, however, so repeater disables—instead of enables—are generated.

When signals 1 and 2 are high, the D flip-flop inputs are high, and both repeater drivers are disabled. If either 1 or 2 is low while the other is high, an enable signal travels to one of the repeater drivers, depending upon which line is low. A valid line state change causes block d to generate a clock pulse that will latch the D flip-flops. After the repeater has turned on, signals 1 and 2 go low, since data is passing through the repeater. Because data transitions don't change the line state—it stays active—no new clock pulse is generated and the enables aren't updated.

### TRIGGERING ONE-SHOTS

Block d includes four retriggerable LS123 one-shots for timing functions. The first one-shot is triggered when a valid line state change is detected. Its output trips the second and third one-shots on the same edge. The second one-shot's output is used as an enable mask, while the output of the third generates the clock pulse that latches in the latest enable bits. The fourth one-shot senses errors. It is activated when a collision occurs.

The one-shot's output pulse widths are set by external capacitors and resistors. Standard 74123 one-shots shouldn't be substituted for the LS123 devices, because the LS123 IC's clear pin is also a trigger. Also, the resistor and capacitor should be as close to the device pins as possible, to minimize stray capacitance and noise pickup. In this application, these can affect the one-shots' time constants.

The first one-shot's resistor value is adjustable with a 50K trim pot to adjust the output pulse width. This one-shot is triggered on power-up, or by a valid line state change. Its output triggers the next two one-shots. The one-shot's output pulse is set wide enough to mask out the second pulse, caused when the data line on the other side of the repeater becomes active. When one side becomes active, a pulse is genered at point 5, triggering the first one-shot. When the repeater is enabled, the repeater drives the other side of the line. The newly active side of the line generates a second pulse, as it has changed from inactive to active. The second pulse at point 5 retriggers the first one-shot, preventing a new clock pulse. Consequently, the second and third one-shots aren't triggered.

The output of the second one-shot disables both repeater enable lines for about 200 ns. This disable inserts a minimum inactive state between every repeater direction switch, preventing it from toggling. After the minimum interval, however, the repeater can change direction. The third one-shot generates the D flip-flop clock pulse upon a valid line state change. The fourth one-shot sends an error signal to disable the repeater. The error occurs when the repeater isn't enabled between the time that one side of the transmission line becomes active and the time the other side becomes active. This scenario is also a collision, and is related to the propagation delay of the local control circuit. In this case, the enables to the repeater are kept off.

Block e filters and converts a valid line state change into a pulse, which triggers the first one-shot. The first low-pass filter cleans up spikes from the output of the line-sense circuits. Spikes appear from the difference in switching thresholds between receivers in the sense circuit. For a short time, receiver outputs are in the same state, causing a glitch at points 1 and 2 on every other signal transition. The width of the spikes depends on the data line signal transition time. For a short line, the data line capacitance is small, the signal transitions are fast, and the pulses out of the LS08 are very narrow. In most applications, though, the data line between repeaters is long, so transition time is much slower. In this case, the pulses at the LS08 output are wider. These pulses must be filtered out before they mislead the repeater into switching direction.

The first low-pass filter performs this function, with component values for a repeater linking two 1000-meter cable segments and a data rate of 200 kbaud. This filter also controls the length of time required to enable and disable the repeater. The difference between these two times is the delay of the low-pass filter. The enable time—375 ns from LS04 output to LS132 output—is shorter than the disable time—about 3.5 µs—because during enable, the capacitor charges through the diode (Figure 5).

The final block masks the enable bits to the repeater when the second one-shot is triggered by the first. A latch holds the repeater direction enable bits when a valid line change has occurred. The enable lines are automatically masked for 200 ns, guaranteeing return to the inactive state and disabling the repeater when the D flip-flops are changing states.







FIGURE 5. Signals at different points in the circuit vary according to the data line conditions. In an equal the conditions of the conditions of the conditions of the circuit vary according to the data line conditions. In an equal the conditions of the circuit vary according to the data line conditions. In an equal the circuit vary according to the data line conditions. In an equal the circuit vary according to the data line conditions. In an equal the circuit vary according to the data line conditions. In an equal the circuit vary according to the data line conditions. In an equal the circuit vary according to the data line conditions. In an equal the circuit vary according to the data line conditions. In an equal the circuit vary according to the data line conditions. In an equal the circuit vary according to the data line conditions. In an equal the circuit vary according to the data line conditions. In an equal the circuit vary according to the data line conditions. In an equal the circuit vary according to

To understand the timing in the master enable case, assume the master is located on the left side of the repeater and the slave on the right (Figure 4, again). First, both lines on either side of the repeater are inactive. The line-sense circuit outputs are high and Enables 6 and 7 are low. Next, the master drives the line high. The rising-edge line ME is the driving master's enable line. As soon as the master drives the line high, the sense circuit on the master side detects an active line state. The output of the LS08 gate pulls low, indicating the inactive-to-active state change. Lines 3 and 4 show the D flip-flop input signals. When 4 is low, the repeater is enabled in the master-to-slave direction. On line 5, two pulses appear. The first occurs when the master side of the line changes from inactive to active. The first one-shot is triggered, generating a clock pulse. The D flip-flop latches its inputs and one repeater driver is enabled. Line 7 stays low, disabling the repeater in the direction towards the master. Line 6 becomes enabled, as a result of the master side becoming active first. The pulse created when the slave side becomes active is the second

pulse; it retriggers the first one-shot. This one-shot can be adjusted so that the second pulse occurs within the output pulse of the first trigger. This guarantees that a new clock pulse won't be generated and keeps the repeater enabled in the same direction.

When the master has completed transmission, it is disabled and lets go of the line. The line-sense circuit detects the state change, data is latched into the D flip-flops, and enable lines 6 and 7 are pulled low.

In the slave enable case the same timing cycle takes place, with the roles of sense lines 1 and 2 and enable lines 6 and 7 reversed. When collision occurs, lines 3 and 4 stay high and neither direction is enabled. The line-sense circuits on both sides of the repeater detect a state change—from inactive to active—upon collision. The logic in block c, however, keeps the repeater disabled. The second pulse usually seen on line 5 doesn't occur, because the repeater is disabled in both directions. Both sides must return to the inactive state before the repeater can be enabled again in either direction.



# Comparing EIA-485 and EIA-422-A Line Drivers and Receivers in Multipoint Applications

National Semiconductor Application Note 759 John Goldie



### INTRODUCTION

EIA-485 is a unique interface standard because, of all the EIA Standards, only EIA-485 allows for multiple driver operation. At first glance EIA-485 and EIA-422-A appear to be very similar. Thus, EIA-485 is commonly confused with EIA-422-A. EIA-485 components (drivers and receivers) are backward compatible with EIA-422-A devices and may be interchanged. However, EIA-422-A drivers should not be used in EIA-485 applications. This application note describes the differences between EIA-422-A and EIA-485 devices.

EIA-422-A drivers face three major problems if they are used in multipoint (multiple driver) applications. The first deals with the common mode range of the drivers. The TRI-STATE® common mode range for a EIA-422-A driver is -250 mV to +6V. If a ground potential difference exists between drivers as shown in Figure 1, the disabled driver can come out of its high impedance state and clamp the line to one diode drop below ground. The second problem deals with contention between active drivers. Faults may occur that cause two drivers to be enabled at the same time. If this happens and the drivers are in opposite states, high currents will flow between devices. The maximum package power dissipation ratings for the devices can be easily exceeded, thermally damaging the devices. The third problem deals with drive current. For bi-directional data flow, the line should be terminated with a resistor at both ends of the cable. Therefore drivers are required to source/sink twice the current required by an EIA-422-A termination (single resistor).

### PROBLEM # 1—COMMON MODE RANGE

A typical bipolar EIA-422-A output structure is shown in Figure 2. Associated with the classical totem pole output structure is the parasitic substrate diode formed between the EPI layer and the substrate. This parasitic diode limits the negative common mode range of the driver's output. Given the case when the driver on the left is disabled (high impedance state), the driver on the right is active, and the two drivers are referenced to local grounds a fault can occur. If a ground potential difference exists between the two grounds

(VCM), the disabled driver can clamp the line. An example of this occurs when the disabled driver's ground is two volts higher in potential than the active driver's ground. If the output voltage goes below its ground by one diode drop, the parasitic diode becomes forward biased. For this example, assume a VOL of 0.5V, and a VCM of +2V. The active driver's VOL is 0.5V, but with respect to the disabled driver's ground it becomes -1.5V. Clearly the EPI/SUB diode is forward biased and the line is clamped to -0.7V instead of the driven level. Data flow is not guaranteed, if the line is clamped. EIA-485 driver output structures, shown in Figure 3, include a Schottky diode in both the source and sink side of the output structure. This diode isolates the EPI/SUB diode from the output pin, and eliminates the possibility of the parasitic diode from turning on and clamping the data line. The common mode range is now -7V to +12V (7V from either rail). The adverse affects of this diode are minimal. The driver's VOL is a Schottky diode drop higher, and VOH is one diode drop lower. However, the driver's output will remain in a high impedance state for applied voltages between -7V and +12V.

### PROBLEM #2—CONTENTION BETWEEN DRIVERS

If by hardware or software error two drivers are enabled at the same time, a fault occurs. In applications that use multiple drivers, protection from this fault should be considered. This fault can be more damaging to the drivers if the two active drivers are separated by a large ground potential difference. For example, transceiver one (T1) shown in Figure 1 is referenced to earth ground GND1 (0V). While T2's ground potential (GND2) is 7V higher in magnitude with respect to GND1. If the two drivers are in opposite states, then a 12V difference exists between the drivers (12V = V<sub>CM</sub> + V<sub>CC</sub>). A large current will flow, and the maximum package power dissipation rating would be exceeded. EIA-422-A drivers do not have contention protection built in, since they are intended for use in single driver/multiple receiver applications. Power dissipation increases if multiple drivers are involved. EIA-485 line drivers are protected from this contention problem through the use of short circuit cur-




FIGURE 1. Typical Multiple Driver Application

can be thermally damaged, ALL National Semiconductor's EIA-485 drivers feature thermal shutdown protection (TS). For example, a worse case fault occurs if the driver is shorted to  $\pm$  12V, and the resulting current is 250 mA. The power dissipated on the device is simply current multiplied by voltage (P=IV): 12V (250 mA) = 3W. Three watts clearly ex-

present, the device will cycle into and out of thermal shutdown until the fault is removed. Some of National's devices feature an open collector pin that reports the occurrence of a thermal shutdown (DS3696 for example). EIA-422-A drivers would commonly incur damage when this fault occurs.




FIGURE 2. EIA-422-A Driver Output Structures Have A Limited Common Mode Range




FIGURE 3. EIA-485 Driver Output Supports -7V to + 12V Common Mode Range

### PROBLEM #3-DRIVE CURRENT PROBLEM #3-DRIVE CURRENT

The third problem deals with the drivers load current capability. EIA-422-A drivers are rated at ±20 mA minimum, while EIA-485 devices have ±55 mA minimum drive capability. Current sourced by the driver either flows through the termination resistor(s), or into receiver input structures. In multiple driver applications, two termination resistors (RT) are required (one at each end of the cable), a driver would see these two resistors in parallel, resulting in a  $60\Omega$  load (assuming the termination resistors are  $120\Omega$  each). Receiver input structures are also seen in parallel by the driver, and the EIA-422-A receiver input impedance is also too low to be used in applications requiring a high number of receivers. To overcome these problems EIA-485 drivers have roughly three times the drive capability of EIA-422-A drivers. In addition EIA-485 receivers feature a higher input impedance, which is typically three times the EIA-422-A limit of 4 kΩ.

### CONCLUSIONS

EIA-485 drivers are the best choice for multipoint (multiple driver) applications as shown in Figure 4. They can tolerate ground potential differences of up to 7V from either rail. They are contention safe and thermally protected. Finally, the drivers can handle up to 32 transceiver loads compared to EIA-422-A's limit of ten receivers. National offers a wide range of EIA-485 devices: Transceivers, Repeaters, Quad

Drivers, Quad Receivers and Quad Transceivers are all offered. Select devices are available in the Industrial and Military temperature ranges. National also offers MIL-883C qualified Quad Drivers, Quad Receivers and Transceiver (see the selection guide located in the front of chapter one of the Interface Databook for a complete listing of all EIA-485 Devices) no revolute lament enuiset are vib 384-A/E

### REFERENCES

- 1. EIA Standard EIA-485 (RS-485), Standard for Electrical Characteristics of Generators and Receivers for use in a Balanced Digital Multipoint Systems, EIA, Washington,
- 2. EIA Standard EIA-422-A (EIA RS-422-A), Electrical Characteristics of Balanced Voltage Digital Interface Circuits, EIA, Washington, D.C.
- 3. Application Note 409, Transceivers and Repeaters Meeting the EIA RS-485 Interface Standard, Interface Databook, National Semiconductor, Santa Clara, CA.

EIA Standards can be obtained for a fee from:


Electronic Industries Association

EIA Engineering Department/Standard Sales Office

2001 Pennsylvania Avenue, N.W.

Washington, D.C. 20006

Tel: (202) 457-4988



# Calculating Power Dissipation for Differential Line Drivers

### INTRODUCTION at a sense of the district story

In many board and system level designs, it is often necessary to determine the total power dissipated by the individual components of that application. This determination of total device power dissipation is important for two reasons. First, it can be used to select the power supply best suited to satisfy the needs of the application. And second, a power dissipation calculation facilitates the analysis of how the board or system's operating conditions might adversely affect the reliability of, or otherwise damage, the on board components.

The purpose of this application note is to provide end users with a sample power dissipation calculation for typical TIA/EIA-422 and TIA/EIA-485 differential line drivers. Other topics which will be addressed by this application note include worst case power dissipation, and packaging/thermal considerations.

## CONTRIBUTIONS TO TOTAL DEVICE POWER DISSIPATION

Under normal operating conditions, the total device power dissipation is determined primarily by output load current and quiescent current. These current terms are modified by external loading conditions, device switching frequency, power supply voltage and ambient operating temperature. The following discussion of device power dissipation will take all these factors into consideration.

The power dissipated by a device in its quiescent state and that dissipated by the outputs when the device is switching constitute the primary contributions to total device power dissipation. Quiescent power dissipation is defined as the product of power supply voltage ( $V_{\rm CC}$ ) and power supply current ( $I_{\rm CC}$ ).

(1) 
$$PD_{QUIESCENT} = (V_{CC}) (I_{CC})$$

The power dissipation by the outputs, takes into account the power dissipated by the output structures of the device when the outputs are driving a load. When the device output is in the LOW state, the output sinks a sufficient amount of load current to develop a  $V_{\rm OL}$  with respect to ground. Conversely, when the device output is in the HIGH

National Semiconductor
Application Note 805
Joe Vo



state, the output sources a load current sufficient to develop a  $V_{OH}$  with a respect to ground. The power dissipated, then, by a single channel is:

(2) 
$$PD_{OUTPUT} = I_{OH}(V_{CC} - V_{OH}) + I_{OL}(V_{OL})$$
  
where,  $I_{OH} = HIGH$  level output current  $I_{OL} = LOW$  level output current

The general expression to describe the dissipated power for all outputs is:

(3) 
$$PD_{OUTPUTS} = (# \text{ of channels}) [I_{OH}(V_{CC} - V_{OH} + I_{OL}(V_{OL}))]$$

Together, the sum of quiescent power dissipation and power dissipation at the device outputs approximates the total power dissipated by the device.

A more comprehensive total device power dissipation calculation, however, might also incorporate the contribution to device power dissipation from the device's switching frequency. Therefore, Equation (4) could be changed to look like the following.

(5) 
$$PD_{TOTAL} = PD_{QUIESCENT} + PD_{OUTPUTS} + C_{OUT}(V_{CC})^2(f)$$
 where,  $C_{OUT} =$  device output capacitive load  $f =$  device switching frequency

For this application note, the last term of Equation (5) was intentionally omitted. These are several reasons for this omission. First, switching frequency does not lend itself well to this general discussion of power dissipation since it varies from application to application. Second, in terms of the quiescent and output power dissipation components, the magnitude of the CV<sup>2</sup>f term on total device power dissipation is negligibly small for most line drivers. And third, Figure 1 demonstrates that switching frequency will not heavily impact quiescent device power dissipation (see Equation 1) since the magnitude of the change in I<sub>CC</sub> due to switching frequency is small.




FIGURE 1. Supply Current vs Switching Frequency vs Temperature

8

## TYPICAL POWER DISSIPATION CALCULATIONS USING THE DS26LS31CN

To better illustrate a total power dissipation calculation in a typical TIA/EIA-422 application, consider the DS26LS31CN (molded DIP package) Quad Differential Line Driver operating under following conditions:

V<sub>CC</sub> = 5.0V Ambient Operating Temperature = 25°C Switching Frequency = 1 MHz Duty Cycle = 50% Measured V<sub>OH</sub> = 3.2V Measured V<sub>OL</sub> = 0.3V Termination Resistor = 100Ω Figure 2 indicates that the I<sub>CC</sub> typically associated with a V<sub>CC</sub> of 5.0V, at room temperature, is approximately 39 mA. Figure 1 indicated that a device, operating at room temperature, switching at 1 MHz will generate an I<sub>CC</sub> of approximately 41 mA. Note in both Figures 1 and 2 that the change in I<sub>CC</sub> with respect to switching frequency and the change in I<sub>CC</sub> with respect to V<sub>CC</sub>, respectively, is rather small. Also note that in both figures there is little I<sub>CC</sub> dependence on temperature.

For this typical calculation, 41 mA will be used for I<sub>CCtypical</sub> since it is a better representation of actual device operating conditions.

From (1), the static power dissipation is:

Given that the measured  $V_{OH}$  is 3.2V, one can extract the corresponding  $I_{OH}$  from Figure 3. The  $I_{OH}$  required to develop a  $V_{OH}$  of 3.2V is approximately 30 mA.

TL/F/11335-3




FIGURE 2. Supply Current vs Supply Voltage vs Temperature




FIGURE 3. High Output Voltage vs High Output Current vs Temperature

FIGURE 1. Supply Current vs Switching Frequency vs Temperature

From Figure 4, one can likewise obtain an IoL of approximately 30 mA given a measured VOL of 0.3V.

The outputs, then, of the DS26LS31CN dissipate power according to the following relationship:

From the given typical operating conditions, the total power dissipated by the DS26LS31CN is:

### WORST CASE POWER DISSIPATION CALCULATIONS

While a typical power dissipation calculation is informative, a board or system level designer will invariably be forced to also perform a worst case calculation. With the exception of several minor changes, the same procedure is followed for both typical and worst case power dissipation calculations. Starting with static power dissipation, this calculation must now use the maximum values for both power supply voltage (V<sub>CCmax</sub>) and power supply current (I<sub>CCmax</sub>). The I<sub>CCmax</sub> used is normally that specified by the data sheet, However, if the application were to force the device beyond its 10 MHZ operating window, the I<sub>CCmax</sub> could exceed the data sheet specifications of 60 mA (see Figure 1). In either case, the larger current value must be used for ICCmax in the worst case quiescent power calculation. As with the sample power colculation for the TIA/EIA-42

device outputs. To do so, place the device under the worst case board or system conditions, and measure the resulting VOH and VOL levels. Given these worst case VOH and VOL values, one can extract the corresponding worst case IOH and low values with the help of Figures 3 and 4, respectively. A substitution of these values into Equation (3) will then vield the worst case power dissipation due to the device outputs.

An alternative method to calculate the power dissipated by the device outputs requires that a differential output voltage versus output current (VOD vs IO) curve be generated. Keeping in mind that  $V_{OD} \equiv V_{OH} - V_{OL}$ , a  $V_{OD}$  vs  $I_{O}$  curve can be developed by "subtracting" the Vol vs lol curve from the VOH vs IOH curve. On the resulting VOD vs IO curve, draw a load line corresponding to the worst case loading conditions. This will then yield the output differential voltage and output currents being sourced and sunk by the device under a worst case loading condition. A substitution of these quantities into Equation (6) will yield the power being dissipated by the device outputs. entrals and also are a sound

As an example, consider the output voltage versus output current curves previously given for the DS26LS31CN (Figures 3 and 4). The VOD vs IO curve for the DS26LS31CN, as illustrated in Figure 5, can be drawn by "subtracting" Figure 4 from Figure 3. Onl elsmixing as like amenagmos no




FIGURE 4. Low Output Voltage vs Low Output Current vs Temperature

TL/F/11335-4

FIGURE 6, TIA/EIA-422 and TIA/EIA-485 Output Structures






FIGURE 5. Output Differential Voltage vs Output Current vs Temperature

A sample worst case load line of  $100\Omega$  superimposed upon Figure 5 reveals the corresponding worst case operating point for the DS26LS31CN; that is, it reveals the device's output differential voltage and output current given a sample worst case output load. When substituted into Equation (6), these voltage and current quantities will yield the worst case power dissipation at the device outputs.

The sum of the worst case quiescent and output power dissipation components will approximate the total worst case device power dissipation.

## POWER CALCULATION FOR TIA/EIA-485 DIFFERENTIAL LINE DRIVERS

Let's first compare a typical TIA/EIA-422 output structure to a typical TIA/EIA-485 output structure. As shown in *Figure 6*, the presence of Schottky diodes in the output stage of an TIA/EIA-485 device clearly differentiates it from a similar TIA/EIA-422 device. The addition of the Schottky diodes to the TIA/EIA-485 output stage enable it to safely operate in multipoint (multiple driver) applications over a -7V to +12V common mode range versus the -250 mV to +6V common mode range of TIA/EIA-422. However, the

Schottky diodes in the TIA/EIA-485 outputs have the net effect of raising the value of  $V_{\rm OL}$  by one diode drop and decreasing the value of  $V_{\rm OH}$  by the same amount. This change in output voltage levels will, in turn, affect the amount of power being dissipated in the output stage.

Despite the fact that the output structure of an TIA/EIA-422 line driver differs from that of the TIA/EIA-485 line driver, the procedure outlined earlier to calculate power dissipation is applicable for both TIA/EIA-422 devices and TIA/EIA-485 devices. Quiescent and output power dissipation calculations for an TIA/EIA-485 line driver will again employ Equations (1) and (3) respectively.

As with the sample power calculation for the TIA/EIA-422 device, the sum of the quiescent and output power components will yield the total approximated power dissipated by the TIA/EIA-485 device.

As an example, consider the worst case power dissipation of the DS96F172CJ (ceramic DIP package). Other than the fact that the DS96F172CJ is an TIA/EIA-485 device, it is pin for pin compatible with the DS26LS31CN. As outlined earlier, the first step is to calculate the quiescent power dissipa-





FIGURE 6. TIA/EIA-422 and TIA/EIA-485 Output Structures



TL/F/11935-8




FIGURE 8: Low Output Voltage vs Low Output Current vs Temperature en inclinate annual of the control of the con

tion. From Equation (1), the worst case quiescent power dissipation is:

The only variable which remains unknown is  $\theta_{JA}$ ,  $\theta_{JA}$  information for the available package types of most devices can

The next step is to calculate the power dissipated at the device outputs under a worst case load condition. Again, there are two ways to do this. First, one can measure the worst case output voltage levels and reference them with Figures 7 and 8 to extract the corresponding worst case output currents.

A substitution of these resulting quantities into Equation (3) will yield the power dissipated at the device outputs given a worst case load. The second method to calculate output power dissipation involves drawing a worst case load line on the differential output voltage versus output current curve. In the case of the DS96F172CJ, the worst case load line is assumed to be 60 $\Omega$ . This assumption was made because in a typical TIA/EIA-485 application, both ends of the transmission line are terminated with 120 $\Omega$  and so the TIA/EIA-485 driver is effectively loaded with 60 $\Omega$ . In Figure 9 a 60 $\Omega$  load line has been superimposed upon the differential output versus output current curve and consequently, worst case values of output current and differential output voltage (under the given load) have been obtained.

At moon temperature, the worst case nower dissination at

PDDIFFERENTIAL OUTPUTS \*\*




FIGURE 9. Output Differential Voltage vs Output Current vs Temperature

At room temperature, the worst case power dissipation at the device outputs is (from Equation (6)):

PDDIFFERENTIAL OUTPUTS =

(# of channels) [
$$I_O (V_{CC} - V_{OD})$$
]  
= (4) [39 mA (5.25V - 2.4V)]  
= 444.6 mW

The only remaining task is to sum together the quiescent and output power dissipation terms to obtain a total worst case power dissipation. From (4), the DS96F172CJ operating at room temperature, under a worst case load of  $60\Omega$ , will dissipate:

### **PACKAGING AND THERMAL CONSIDERATIONS**

Having calculated the total power dissipated by the device, the next logical step is to ascertain that the power dissipated does not thermally damage the device. To do so, the following equation is used: untransmet av transmit transmit would be

(7) 
$$T_{J} = [PD_{TOTAL}(\theta_{JA})] + T_{A}$$

where,  $\theta_{JA} = 1$  Thermal Resistance from Junction to Ambient (°C/W)

PD<sub>TOTAL</sub> = Total Power Dissipated by Device (W)

mission line are terminated with 1200 and so the TIA/SIA-

 $T_J =$ Junction Temperature (°C)

T<sub>A</sub> = Ambient Temperature (°C)

The only variable which remains unknown is  $\theta_{JA}$ .  $\theta_{JA}$  information for the available package types of most devices can be found in the respective device's data sheet. Keep in mind that the data sheet often refers to  $\theta_{\text{JA}}$  in terms of derate factors. Determining  $\theta_{JA}$  involves taking the inverse of the derate factor.

TL/F/11335-10

(8) 
$$\theta_{JA} = 1/Derate Factor$$

For example, all the information is now available for a sample calculation of the DS26LS31CN's junction temperature using the operating conditions specified earlier. The data sheet of the DS26LS31CN specifies a derate factor, for the plastic DIP package, of 11.9 mW/°C. From (8), the  $\theta_{JA}$  is:

The thermal resistance from junction to ambient for the DS26LS31CN is now known. Also known are the ambient operating temperature and the total power dissipated (obtained earlier). From (7), the junction temperature is:

$$T_{J} = [(PD_{TOTAL}) (\theta_{JA})] + T_{A}$$
  
=  $[(0.457W) (84.0^{\circ}C/W)] + 25^{\circ}C$   
= 63.4°C = 63.4°C = 63.4°C = 63.4°C = 63.4°C

The maximum allowable junction temperature for plastic DIP packages is 150°C. The junction temperature of the DS26LS31CN operating under the conditions specified earlier, by the typical power dissipation calculation, is well within the allowed maximum. Applications where the maximum allowable junction temperature is exceeded should be avoided since this condition may thermally damage the device and package.

Looking at this thermal analysis from a slightly different perspective, Equation (7) can be rewritten as:

(9) 
$$PD_{PACKAGEmax} = (T_{Jmax} - T_A)/\theta_{JA}$$

By substituting 150°C for the maximum allowable junction temperature, the maximum allowable package power dissipation at 25°C can be calculated using the  $\theta_{\rm JA}$  for the DS26LS31CN plastic DIP (N) package.

PDPACKAGE<sub>max @ 25°C</sub> = 
$$(T_{Jmax} - T_{A})/\theta_{JA}$$
  
=  $(150^{\circ}C - 25^{\circ}C)/84.0^{\circ}C/W$   
=  $1.48W$ 

To calculate the maximum allowable package power dissipation at 70°C, the 1.48W maximum at 25°C must be derated using the following procedure:

This sample calculation illustrates that as ambient temperature increases, the DS26LS31CN is able to dissipate less power before the maximum allowable junction temperature specification is violated. Keep in mind that this thermal analysis also applies to TIA/EIA-485 devices such as the DS96F172CJ.

It should be noted that this general thermal analysis is applicable to all other packages and device types assuming that the maximum power dissipation and  $\theta_{\rm JA}$  are known.

villidsammeq = 4

### SUMMARY

A method for calculating the total power dissipated by an TIA/EIA-422 driver was presented. This method is also applicable to similar devices conforming to the TIA/EIA-485 standard. Samples calculations for the DS26LS31CN and the DS96F172CJ were presented. Worst case considerations were also discussed. And finally, the relationship between power dissipation and thermal/packaging limitations was introduced.

### SPECIAL NOTES

Figure 1: Ten samples from three data codes.

Figure 2: Ten samples from three data codes. Outputs unloaded and V<sub>CC</sub> = 5.0V.

Figures 3, 4, 5: Ten samples from three date codes.

V<sub>CC</sub> = 5.0V

Figures 7, 8, 9: Ten samples from two date codes.

The graphical data referenced in this application note are not intended to guarantee performance as they only represent typical values.

### REFERENCES

HC-CMOS Power Dissipation, K. Karakotsios, National Semiconductor, 1988 CMOS Logic Data Book, Application Note AN-303.

Understanding Integrated Circuit Package Power Capabilities, C. Carinalli and J. Huljev, National Semiconductor, 1990 Interface Data Book, Application Note AN-336.

## **Data Transmission Lines** and Their Characteristics

National Semiconductor Application Note 806 Kenneth M. True



### tions were also discussed. And finally, the relatioWalVRAVO

This application note discusses the general characteristics of transmission lines and their derivations. Here, using a transmission line model, the important parameters of characteristics impedance and propagation delay are developed in terms of their physical and electrical parameters. This application note is a revised reprint of section two of the Fairchild Line Driver and Receiver Handbook. This application note, the first of a three part series (see AN-807 and AN-808), covers the following topics:

- Transmission Line Model not selember 1.9. 3.7 serup?
- Input Impedance of a Transmission Line
- Phase Shift and Propagation Velocity for the Transmission Line, york as sometimed extracting of belonging to
- Summary—Characteristics Impedance and Propagation Delay

### HC-CMOS Power Dissipation, K. KarakoNOITOUDORTNI

A data transmission line is composed of two or more conductors transmitting electrical signals from one location to another. A parallel transmission line is shown in *Figure 1*. To show how the signals (voltages and currents) on the line relate to as yet undefined parameters, a transmission line model is needed.

### TRANSMISSION LINE MODEL

Because the wires A and B could not be ideal conductors, they therefore must have some finite resistance. This resistance/conductivity is determined by length and cross-sectional area. Any line model, then, should possess some series resistance representing the finite conductivity of the wires. It is convenient to establish this resistance as a perunit-length parameter.

Similarly, the insulating medium separating the two conductors could not be a perfect insulator because some small leakage current is always present. These currents and dielectric losses can be represented as a shunt conductance

per unit length of line. To facilitate development of later equations, conductance is the chosen term instead of resistance.

If the voltage between conductors A and B is not variable with time, any voltage present indicates a static electric field between the conductors. From electrostatic theory it is known that the voltage V produced by a static electric field E is given by

This static electric field between the wires can only exist if there are free charges of equal and opposite polarity on both wires as described by Coulomb's law.

$$E = \frac{(Q(W)(0) - W(0) - W(0))}{4\pi\epsilon r^2}$$
 (2°CA) (2)

where E is the electric field in volts per meter, q is the charge in Coulombs,  $\epsilon$  is the dielectric constant, and r is the distance in meters. These free charges, accompanied by a voltage, represent a capacitance (C = q/V); so the line model must include a shunt capacitive component. Since total capacitance is dependent upon line length, it should be expressed in a capacitance per-unit-length value.

It is known that a current flow in the conductors induces a magnetic field or flux. This is determined by either Ampere's law

$$H \bullet dl = I \tag{3}$$

or the Biot-Savart law

$$dB = \frac{\mu Idl \times r}{4\pi r^3}$$
(4)

where r = radius vector (meters)

l = length vector (meters)

I = current (amps)

B = magnetic flux density (Webers per meter)

H = magnetic field (amps per meter)

 $\mu = permeability$ 






FIGURE 1. Infinite Length Parallel Wire Transmission Line

$$V = L \frac{di}{dt}$$
 (6)

Therefore, the line model should include a series inductance per-unit-length term. In summary, it is determined that the model of a transmission line section can be represented by two series terms of resistance and inductance and two shunt terms of capacitance and conductance.

From a circuit analysis point of view, the terms can be considered in any order, since an equivalent circuit is being generated. Figure 2 shows three possible arrangements of circuit elements.





**FIGURE 2. Circuit Elements** 

Dototo oxamining the pertitions properties some comments are necessary on applicability and limitations. A real transmission line does not consist of an infinite number of small lumped sections-rather, it is a distributed network. For the lumped model to accurately represent the transmission line (see Figure 3), the section length must be quite small in comparison with the shortest wavelengths (highest frequencies) to be used in analysis of the model. Within these limits, as differentials are taken, the section length will approach zero and the model should exhibit the same (or at least very similar) characteristics as the actual distributed parameter transmission line. The model in Figure 3 does not include second order terms such as the increase in resistance due to skin effect or loss terms resulting from non-linear dielectrics. These terms and effects are discussed in the references rather than in this application note, since they tend to obscure the basic principles under consideration. For the present, assume that the signals applied to the line have their minimum wavelengths a great deal longer than the section length of the model and ignore the second order terms.

### INPUT IMPEDANCE OF A TRANSMISSION LINE

The purpose of this section is to determine the input impedance of a transmission line; i.e., what amount of input current IIN is needed to produce a given voltage VIN across the line as a function of the LRCG parameters in the transmission line, (see Figure 4).

Combining the series terms IR and IL together simplifies calculation of the series impedance (Z<sub>s</sub>) as follows

$$Z_{s} = l(R + j\omega L)$$
 (7)

Likewise, combining IC and IG produces a parallel impedance Zp represented by

$$Z_p = \frac{1}{Y_p} = \frac{1}{l(G + j\omega C)}$$
 (8)




FIGURE 3. A Transmission Line Model Composed of Short, Series Connected Sections





FIGURE 4. Series Connected Sections to Approximate a Distributed Transmission Line

TI /F/11336-6






FIGURE 5. Cascaded Network to Model Transmission Line

Since it is assumed that the line model in Figure 5a is infinite in length, the impedance looking into any cross section should be equal, that is  $Z_1 = Z_2 = Z_3$ , etc. So Figure 5a can be simplified to the network in Figure 5b where  $Z_0$  is the characteristic impedance of the line and  $Z_{\rm in}$  must equal this impedance ( $Z_{\rm in} = Z_0$ ). From Figure 5b,

$$Z_{in} = Z_s + \frac{Z_0 Z_p}{Z_0 + Z_p} = Z_0$$
 (9)

Multiplying through both sides by  $(Z_0 + Z_p)$  and collecting terms yields

$$Z_0^2 - Z_s Z_0 - Z_s Z_p = 0 (10)$$

which may be solved by using the quadratic formula to give

$$Z_0 = \frac{Z_s \pm \sqrt{Z_s^2 + 4Z_s Z_p}}{2}$$
 (11)

Substituting in the definition of Z<sub>S</sub> and Z<sub>p</sub> from Equations 7 and 8, Equation 11 now appears as

$$Z_{0} = \frac{l(R + j\omega L)}{2} \pm \frac{1}{2} \sqrt{l^{2} (R + j\omega L)^{2} + 4 \frac{R + j\omega L}{G + j\omega C}}$$
 (12)

Now, as the section length is reduced, all the parameters (IR, IL, IG, and IC) decrease in the same proportion. This is because the per-unit-length-line parameters R, L, G, and C are constants for a given line. By sufficiently reducing I, the terms in Equation 12 which contain I as multipliers will become negligible when compared to the last term

$$\frac{R + j\omega L}{G + j\omega C}$$

which remains constant during the reduction process. Thus Equation 12 can be rewritten as

$$Z_0 = \sqrt{\frac{R + j\omega L}{G + j\omega C}} = \sqrt{Z_s Z_p}$$
 (13)

particularly when the section length *l* is taken to be very small. Similarly, if a high enough frequency is assumed,

$$\frac{\omega}{2\pi}$$
 > 100 kHz

such that the  $\omega L$  and  $\omega C$  terms are much larger respectively than the R and G terms,  $Z_S = j\omega IL$  and  $Z_p = 1/j\omega I$  C can be used to arrive at a lossless line value of

$$Z_0 = \sqrt{\frac{L}{C}} \tag{14}$$


In the lower frequency range,

$$\frac{\omega}{2\pi} \cong 1 \text{ kHz}$$

the R and G terms dominate the impedance giving

$$Z_0 = \sqrt{\frac{R}{G}}$$
 an anomala (15)

A typical twisted pair would show an impedance versus applied frequency curve similar to that shown in Figure 6. The Z<sub>0</sub> becomes constant above 100 kHz, since this is the region where the ωL and ωC terms dominate and Equation 13 reduces to Equation 14. This region above 100 kHz is of primary interest, since the frequency spectrum of the fast rise/fall time pulses sent over the transmission line have a fundamental frequency in the 1-to-50 MHz area with harmonics extending upward in frequency. The expressions for Z<sub>0</sub> in Equations 13, 14 and 15 do not contain any reference to line length, so using Equation 14 as the normal characteristic impedance expression, allows the line to be replaced with a resistor of  $R_0 = Z_0 \Omega$  neglecting any small reactance. This is true when calculating the initial voltage step produced on the line in response to an input current step, or an initial current step in response to an input voltage step.



FREQUENCY - Hz

TL/F/11336-9

FIGURE 6. Characteristics Impedance versus Frequency

FIGURE 4. Series Connected Sections to Approximate a Distributed Transmission Line

Figure 7 shows a 2V input step into a  $96\Omega$  transmission line (top trace) and the input current required for line lengths of 150, 300, 450, 1050, 2100, and 3750 feet, respectively (second set of traces). The lower traces show the output voltage waveform for the various line lengths. As can be seen, maximum input current is the same for all the different line lengths, and depends only upon the input voltage and the characteristic resistance of the line. Since  $R_0 = 96\Omega$  and  $V_{IN} = 2V$ , then  $I_{IN} = V_{IN}/R_0 \cong 20$  mA as shown by Figure 7.

A popular method for estimating the input current into a line in response to an input voltage is the formula

where C is the total capacitance of the line (C = C per foot  $\times$  length of line) and dv/dt is the slew rate of the input signal. If the 3750-foot line, with a characteristic capacitance per unit length of 16 pF/ft is used, the formula  $C_{total} = (C \times I)$  would yield a total lumped capacitance of 0.06  $\mu\text{F}$ . Using this C(dv/dt) = i formula with (dv/dt = 2V/10 ns) as in the scope photo would yield


clocky lange 
$$I = \frac{2V}{10 \text{ ns}} \times 0.06 \,\mu\text{F} = 12\text{A}$$

This is clearly not the case! Actually, since the line impedance is approximately  $100\Omega,\,20$  mA are required to produce 2V across the line. If a signal with a rise time long enough to encompass the time delay of the line is used  $(t_r\gg\tau),$  then the C(dv/dt) =i formula will yield a resonable estimate of the peak input current required. In the example, if the dv/dt is 2V/20  $\mu s$  ( $t_r=20~\mu s$   $>\tau=6~\mu s$ ), then  $i=2V/20~\mu s$   $\times$  0.06  $\mu F=6~mA$ , which is verified by Figure 8.

Figure 8 shows that C(dv/dt) = i only when the rise time is greater than the time delay of the line  $(t_r \gg \tau)$ . The maximum input current requirement will be with a fast rise time step, but the line is essentially resistive, so  $V_{IN}/I_{IN} = R_0 = Z_0$  will give the actual drive current needed. These effects will be discussed later in Application Note 807.

## PHASE SHIFT AND PROPAGATION VELOCITY FOR THE TRANSMISSION LINE

There will probably be some phase shift and loss of signal  $v_2$  with respect to  $v_1$  because of the reactive and resistive parts of  $Z_s$  and  $Z_p$  in the model (*Figure 5b*). Each small section of the line (*I*) will contribute to the total phase shift and amplitude reduction if a number of sections are cascaded as in *Figure 5a*. So, it is important to determine the phase shift and signal amplitude loss contributed by each section.



Vout

Vout

Vout

Ro. = Zonwolls nerly woll

Ro. = Zonwolls nerly woll

of earesters a district for each of a rollsup.

*l* = 150, 300, 450, 1050, 2100, 3750 ft.

24 AWG TWISTED PAIR  $R_0 \cong 96\Omega$ 

FIGURE 7. Input Current Into a  $96\Omega$  Transmission Line for a 2V Input Step for Various Line Lengths




FIGURE 8. Input Current Into Line with Controlled Rise Time  $t_r > 2\pi$ 

$$\times = \frac{v_1}{v_2} = \frac{3 \cdot p}{1 - 2p} = \frac{3 \cdot p}{2p} = \frac{3 \cdot p}{2p}$$
 (17)

and further simplification yields

$$\frac{v_1}{v_2} = 1 + Z_s \left[ \frac{1}{Z_0} + \frac{1}{Z_p} \right] \tag{18}$$

Remember that a per-unit-length constant, normally called y is needed. This shows the reduction in amplitude and the change in the phase per unit length of the sections.

$$\gamma_l = \alpha_l = j\beta_l \tag{19}$$

Since

$$v_2 = v_1^{-\gamma_l} = y_1^{-\alpha_l} + v_1^{-j\beta_l}$$
 (20)

 $\nu_2=\nu_1^{}-\gamma_l=\nu_1^{}-\alpha_l^{}+\nu_1^{}-\mathrm{j}\beta_l^{} \eqno(20)$  where  $\nu_1^{}$   $\alpha_l^{}$  is a signal attenuation and  $\nu_1^{}$   $-\mathrm{j}\beta_l^{}$  is the change in phase from v1 to v2, 00 line to only set to no toos

$$\ln\left[\frac{\nu_1}{\nu_2}\right] = \ln\left(\alpha_I + j\beta_I\right) = \alpha_I + j\beta_I = \gamma_I \tag{21}$$

Thus, taking the natural log of both sides of Equation 18

$$ln\left[\frac{v_1}{v_2}\right] = ln\left[1 + Z_s\left(\frac{1}{Z_0} + \frac{1}{Z_p}\right)\right]$$
 (22)

Substituting Equation 13 for Z<sub>0</sub> and Y<sub>p</sub> for 1/Z<sub>p</sub>

$$\gamma_l = ln \left[ 1 + Z_s \left( \sqrt{\frac{Y_p}{Z_s}} + Y_p \right) \right]$$
 (23)

Now when allowing the section length I to become small,

$$Y_p = I(G + j\omega C)$$

will be very small compared to the constant  $\sqrt{Y_p/Z_s} = 1/Z_0$ , since the expression for Z<sub>0</sub> does not contain a reference to the section length I. So Equation 23 can be rewritten as

$$\gamma_l = ln \left( 1 + Z_S \sqrt{\frac{Y_p}{Z_S}} \right) = ln \left( 1 + \sqrt{Y_p Z_S} \right)$$
 (24)

By using the series expansion for the natural log:

$$ln(1 + \zeta) = \zeta - \frac{\zeta^2}{2} + \frac{\zeta^3}{3} \dots \text{ etc.}$$
 (25)

and keeping in mind the  $\sqrt{Z_sY_p}$  value will be much less than one because the section length is allowed to become very small, the higher order expansion terms can be neglected, thereby reducing Equation 24 to

$$\gamma_l = \sqrt{Z_s Y_p} = l\sqrt{R + j\omega L} (G + j\omega C)$$
 (26)

suming the line is reasonably short, Equation 26 can be reduced to read

vd awoda an Am 
$$\gamma_l = j\beta_l = j\omega l\sqrt{LC}$$

Equation 28 shows that the lossless transmission line has one very important property: signals introduced on the line have a constant phase shift per unit length with no change in amplitude. This progressive phase shift along the line actually represents a wave traveling down the line with a velocity equal to the inverse of the phase shift per section. This velocity is some a raise and tool 0218 and it lands

is conclusion become 
$$v = \frac{\omega}{\beta} = \frac{1}{\sqrt{LC}}$$
 from the conclusion become  $v = \frac{\omega}{\beta} = \frac{1}{\sqrt{LC}}$ 

for lossless lines. Because the LRCG parameters of the line are independent of frequency except for those upper frequency constraints previously discussed, the signal velocity given by Equation 29 is also independent of signal frequency. In the practical world with long lines, there is in fact a frequency dependence of the signal velocity. This causes sharp edged pulses to become rounded and distorted. More on these long line effects will be discussed in Application Note 807.

### SUMMARY—Characteristic Impedance and **Propagation Delay**

Every transmission line has a characteristic impedance Zo. and both voltage and current at any point on the line are related by the formula

$$Z_0 = \frac{v}{i}$$

In terms of the per-unit-length parameters LRCG,

$$Z_0 = \sqrt{\frac{R + j\omega L}{G + j\omega C}}$$

Since R ≤ jωL and G ≤ jωC for most lines at frequencies above 100 kHz, the characteristic impedance is best approximated by the lossless line expression

$$z_0 \simeq \sqrt{\frac{L}{C}}$$

The propagation constant,  $\gamma$ , shows that signals exhibit an amplitude loss and phase shift with the latter actually a velocity of propagation of the signal down the line. For lossless lines, where the attenuation is zero, the phase shift per unit length is

$$\beta = \frac{\beta_I}{I} = \omega \sqrt{LC}$$

This velocity is independent of the applied frequency.

The larger the LC product of the line, the slower the signal will propagate down the line. A time delay per unit length can also be defined as the inverse of  $\nu$ 

$$\delta = \frac{1}{\nu} = \sqrt{LC}$$
(30)
In delay for a line of length  $l$  as

and a total propagation delay for a line of length I as

Figure 1s shows a generator comprised of a voltage source (magnitude V), a source resistance of Rg ohms, and a switch closing at time t=0 connected to a toseless, infinite senting transmission line having a characteristic resistance, Rg. Because the relationship of  $V_{\rm IM}$  to  $I_{\rm IM}$  is nown as  $V_{\rm IM}=R_0$  line, the lossless transmission fine can be replaced with a resistor as shown in Figure 1b. The loop equation is

$$V = (\alpha P + \beta P) = V$$

substituting V<sub>tts</sub>/R<sub>o</sub> for lini and collecting terms shows

$$V_{IN} = V \left( \frac{R_0}{R_0 + R_0} \right)$$

This shows that both source and characteristic resistances act as voltage dividers for the source voltage V. Figure 2. Shows voltage and current steps for the various source resistances. Source resistances of tess than Ro produce initial voltage steps on the line which are greater than half the compliance of the source voltage, V. A matched source (Rs = Ro) produces voltage steps exactly half of V and source resistances greater than Ro produce an initial voltage step less than one half V in magnitude. Generators can be classified into three categories:

- Voltage source types where Re < Ro
- AR as all marine sound sound had the
- . Current source types where Rs > Ro

Waveforms of these types will be discussed more fully in AN-808 on long line effects. Suffice to say that initial voltage wave amplitude depends greatly on source resistance. Voltage source type drivers produce higher amplitude initial voltage waves in the line than either materied source or current source type drivers.

### REFERENCES

Hamsher, D.H. (editor); Communications System Engineering Handbook; Chapter 11, McGraw-Hill, New York, 1967. Reference Data for Radio Engineers, fifth edition; Chapter 22; Howard T. Sams Co., New York, 1970.

Matrick, R.F.; Transmission Lines for Digital and Communications Networks; McGraw-Hill, New York, 1969.

Metzger, G. and Vabre, J.P.; Transmission Lines with Pulse Excitation; Academic Press, New York, 1969.

Transmission line effects or various data formats are examined as well as the effects of several types of sources (drivers) or signal quality. A practical means is given to measure signal quality for a given transmission line using readily available test equipment. This, in turn, leads to a chart that provides the designer a way to predict the feasibility of a provides the designer as way to predict the feasibility of a proposed data-transmission circuit when twisted-pair cable is used. This application note is a revised reprint of section three of the Fairchild Line Driver and Receiver Handbook. This application note, the second of a three-part series (see

- avaW laitini eriT .
- Cut Lines and a Matched Load
- Kirchoff's Laws and Line-Load Soundary Conditions
  - · Fundamental Principles
- Tabular Method for Reflections—The Lattice Diagram
  - Limitations of the Lattice Diagram Method
  - Reflection Effects for Voltage-Source Drivers
  - Reflection Effects for Matched-Source Drivers
  - a Collection Effects for Current Source Privace
- Summary—Which are the Advantageous Combinations?
  - Effect of Source Rise Time on Waveforms

### MOTTOUGOR

in AN-506 it was determined that transmission lines have two important properties; one, a characteristic impedance relating instantaneous voltages and currents of waves traveling along the line and, two, a wave propagation velocity or time delay por unit length, in his chapter, both Zo and 3 are used to compute the line voltages and currents at any point along the line and at any time after the line signal is applied.





FIGURE 1b. Theyenin Equivalent for initial Wave



TL/F/11837-1

FIGURE 1a. Generator Driving an Infinite Transmission Line

## Reflections: Computations and Waveforms

National Semiconductor
Application Note 807
Kenneth M. True



## Reference Date for Rudio Engineers, fifth editWaiVNOV

In this application note, the logical progression from the ideal transmission line to the real world of the long transmission line with its attendant losses and problems is made; specifically, the methods to determine the practicality of a certain length of line at a given data rate is discussed. Transmission line effects on various data formats are examined as well as the effects of several types of sources (drivers) on signal quality. A practical means is given to measure signal quality for a given transmission line using readily available test equipment. This, in turn, leads to a chart that provides the designer a way to predict the feasibility of a proposed data-transmission circuit when twisted-pair cable is used. This application note is a revised reprint of section three of the Fairchild Line Driver and Receiver Handbook. This application note, the second of a three-part series (see AN-806 and AN-808), covers the following topics:

- The Initial Wave
- Cut Lines and a Matched Load
- · Kirchoff's Laws and Line-Load Boundary Conditions
- Fundamental Principles
- Tabular Method for Reflections—The Lattice Diagram
- · Limitations of the Lattice Diagram Method
- Reflection Effects for Voltage-Source Drivers
- Reflection Effects for Matched-Source Drivers
- Reflection Effects for Current-Source Drivers
- Summary—Which are the Advantageous Combinations?
- Effect of Source Rise Time on Waveforms

### INTRODUCTION

In AN-806 it was determined that transmission lines have two important properties: one, a characteristic impedance relating instantaneous voltages and currents of waves traveling along the line and, two, a wave propagation velocity or time delay per unit length. In this chapter, both  $Z_0$  and  $\delta$  are used to compute the line voltages and currents at any point along the line and at any time after the line signal is applied.

Also, concepts of reflections and reflection coefficients are explored along with calculating methods for voltages and currents.

### THE INITIAL WAVE

Application Note AN-806 also showed that for most practical purposes, where fast rise and fall time signals are concerned, the characteristic impedance of the line actually behaves as a pure resistance ( $R_0 = \sqrt{L/C}$ ).

Figure 1a shows a generator comprised of a voltage source (magnitude V), a source resistance of  $R_{\rm S}$  ohms, and a switch closing at time t=0 connected to a lossless, infinite length transmission line having a characteristic resistance,  $R_0$ . Because the relationship of  $V_{\rm IN}$  to  $I_{\rm IN}$  is known as  $V_{\rm IN}=R_0$   $I_{\rm IN}$ , the lossless transmission line can be replaced with a resistor as shown in Figure 1b. The loop equation is

$$I_{IN}(R_S + R_0) = V \tag{1}$$

Substituting V<sub>IN</sub>/R<sub>0</sub> for i<sub>IN</sub> and collecting terms shows

$$V_{IN} = V\left(\frac{R_0}{R_0 + R_S}\right) \tag{2}$$

This shows that both source and characteristic resistances act as voltage dividers for the source voltage V. Figure 2 shows voltage and current steps for the various source resistances. Source resistances of less than  $\mathsf{R}_0$  produce initial voltage steps on the line which are greater than half the compliance of the source voltage, V. A matched source  $(\mathsf{R}_S = \mathsf{R}_0)$  produces voltage steps exactly half of V and source resistances greater than  $\mathsf{R}_0$  produce an initial voltage step less than one half V in magnitude. Generators can be classified into three categories:

- Voltage source types where R<sub>S</sub> < R<sub>0</sub>
- Matched source types where R<sub>S</sub> = R<sub>0</sub>
- Current source types where R<sub>S</sub> > R<sub>0</sub>

Waveforms of these types will be discussed more fully in AN-808 on long line effects. Suffice to say that initial voltage wave amplitude depends greatly on source resistance. Voltage source type drivers produce higher amplitude initial voltage waves in the line than either matched source or current source type drivers.




FIGURE 1a. Generator Driving an Infinite Transmission Line





FIGURE 1b. Thevenin Equivalent for Initial Wave



### FIGURE 2. Voltage/Current Steps for Three Source Resistances

### **CUT LINES AND A MATCHED LOAD**

In examining an infinite, lossless line (Figure 3), it is already known that the ratio of line voltage to current is equal to the characteristic resistance of that line. The line is lossless, and the same voltages and currents should appear at point x down the line after a time delay of x $\delta$ . If the line at point x is cut, and a resistor of value R<sub>0</sub> is inserted, there would not be a difference between the cut, terminated finite line and the infinite line. The v<sub>x</sub> and i<sub>x</sub> waves see the same impedance (R<sub>0</sub>), they were launched into at time t = 0, and indeed, the waves are absorbed into R<sub>L</sub> (= R<sub>0</sub>) after experiencing a time delay of  $\tau = x\delta$ . So, from an external viewpoint, an infinite-length lossless line behaves as a finite-length lossless line terminated in its characteristic resistance.




FIGURE 3. Voltages and Current on an Infinite Length Line

### KIRCHOFF'S LAWS AND LINE-LOAD BOUNDARY CONDITIONS

The principle of energy conservation, widely known and accepted in the sciences, applies as well to transmission line theory; therefore, energy (as power) must be conserved at boundaries between line and load. This is expressed in an English language equation as follows.

Figure 4 shows power available at the line end is derived by the following formula. (This is assuming in-phase current and voltage.)

$$P_X = i_X \bullet v_X = \frac{v_X^2}{R_0} \tag{3}$$

The power absorbed by the load will be

$$P_L = v_L \bullet i_L = \frac{v_L^2}{R_L} \tag{4}$$

while power not absorbed by the load is represented by

$$P_r = v_r \bullet i_r = \frac{v_r^2}{R_0} \tag{5}$$

Here, the r subscript stands for reflected (not absorbed) power, voltage or current, respectively.

Applying Kirchoff's laws to point x in Figure 4, the current to the load is

$$i_{L} = i_{X} - i_{r} \tag{6}$$

and voltage across the load is

$$v_L = i_L R_L = v_X + v_r \tag{7}$$




FIGURE 4. Boundary Conditions at the Line/Load Interface

Since  $v_p/v_x = p_1$ , then  $v_p = p_1 v_y = 0$  and no reflection is generated. This agrees with the discussion of cut lines and matched to be where a line terminated in its characteristic

8

To find the ratio of  $v_r$  to  $v_x$  so that it can be ascertained how much power is absorbed by the load, and how much is not absorbed (therefore, reflected), substitute  $v_x/R_0$  for  $i_x$  and  $v_r/R_0$  for  $i_r$  into Equation 6.

$$i_{L} = \frac{v_{X}}{R_{0}} - \frac{v_{r}}{R_{0}} \tag{8}$$

Rearranging Equation 7 and substituting for  $i_L$  in Equation 8 yields

$$\frac{v_{x} + v_{r}}{R_{L}} = \frac{v_{x}}{R_{0}} - \frac{v_{r}}{R_{0}}$$
 (9)

The minus sign associated with  $v_r/R_0$  means, in this case, that the reflected voltage wave  $v_r$  travels in the -x direction toward the generator.

Collecting like terms of Equation 9 yields

$$v_{x}\left(\frac{1}{R_{0}} - \frac{1}{R_{L}}\right) = v_{r}\left(\frac{1}{R_{0}} - \frac{1}{R_{L}}\right)$$
 (10)

So

$$v_{r} = v_{x} \frac{\left(\frac{R_{L} - R_{0}}{R_{0}R_{L}}\right)}{\left(\frac{R_{L} + R_{0}}{R_{0}R_{L}}\right)} = v_{x} \left(\frac{R_{L} - R_{0}}{R_{0} + R_{L}}\right) \tag{11}$$

and the desired relation for v<sub>r</sub>/v<sub>x</sub> is

yd bevneb ei bee enif e
$$\frac{v_r}{v_x} = \frac{R_L - R_0}{R_0 + R_L}$$
 ewod ework > ev (12)

This ratio is defined as the voltage reflection coefficient of the load  $\rho_{VL}$ 

$$\rho_{VL} \equiv \frac{v_r}{v_x} = \frac{R_L - R_0}{R_0 + R_L} \tag{13}$$

A similar derivation for currents shows

$$\rho_{IL} = -\frac{R_L - R_0}{R_L + R_0} = -\rho_{VL} \tag{14}$$

For the remainder of this application note and AN-808, the v or i subscript on the reflection coefficient is dropped, and  $\rho_L$  is assumed to be the *voltage* reflection coefficient of the load. Similarly, applying Kirchoff's laws to the source-line interface, the voltage reflection coefficient of the source is

$$\rho_{S} = \frac{R_{S} - R_{0}}{R_{S} + R_{0}} \tag{15}$$

The current reflection coefficient of the source has the same magnitude as  $\rho_S$ , but is opposite in algebraic sign.

When a traveling wave  $v_x$ ,  $i_x$  meets a boundary such as the line load interface, a reflected wave is instantaneously generated so that Kirchoff's laws are satisfied at the boundary conditions. This is the direct result of the conservation of energy principle. Referring again to Figure 4, the effects of three different termination resistance  $R_L$  values are shown.

In this case, R<sub>L</sub> is equal to the characteristic resistance of the line. Using Equation 13, the voltage reflection coefficient of the load  $\alpha_L$  is

of the load 
$$\rho_L$$
 is 
$$\rho_L = \frac{R_0 - R_0}{R_0 + R_0} = \frac{0}{2R_0} = 0$$
 (16)

Since  $v_f/v_X=\rho_L$ , then  $v_f=\rho_L\,v_X=0$  and no reflection is generated. This agrees with the discussion of cut lines and matched load where a line terminated in its characteristic impedance behaves the same as an infinite line. All power delivered by the line is absorbed into the load. The waveforms appear as shown in *Figure 5*. The wave starting at the

source at time t = 0 is reproduced at point x down the line after a time delay of  $t = x\delta = \tau$ .




FIGURE 5. Waveforms for R<sub>L</sub> = R<sub>0</sub>

Case 2. Rr > Ro

To simplify this case, assume that  $R_S = R_0$ . This means that the initial voltage is

that the initial voltage is 
$$V = \frac{R_0}{R_0 + R_0} = \frac{V}{2}$$

Also assume  $R_L=3\ R_0$ , then the load voltage reflection coefficient is

$$\rho_{L} = \frac{3R_{0} - R_{0}}{3R_{0} + R_{0}} = +\frac{1}{2}$$
 (18)

The voltage wave arriving at point x at time  $t=x\delta$  generates a reflected voltage wave of magnitude

$$v_r = \rho_L v_X = \left( +\frac{1}{2} \right) \left( \frac{V}{2} \right) = \frac{V}{4}$$
 (19)

and the load voltage is

$$v_L = v_X + v_r = \frac{V}{2} + \frac{V}{4} = \frac{3V}{4}$$
 (20)

The reflected voltage wave  $v_r$  generated at  $t=x\delta=\tau$  travels back down the line toward the source arriving at the source at time  $t=2x\delta=2\tau$ . This wave will be absorbed without generating another reflection because  $R_S$  was picked to equal  $R_0$ , making  $\rho_S$  equal to zero. The source voltage is now

$$v_s + v_r = \frac{V}{2} + \frac{V}{4} = \frac{3V}{4}$$
 (21)

and equilibrium is achieved.

If the circuit in Figure 4 is analyzed using simple circuit theory and neglecting the transmission line effects, it is easily seen that

$$v_S = v_L = V \frac{R_L}{R_0 + R_L} = \frac{3V}{4}$$
 (22)

This agrees exactly with Equation 21 and will always be the case. After all reflections cease and the circuit reaches equilibrium, the steady state voltages and currents on the line are the same as those produced using simple dc circuit analysis. Waveforms for  $R_L > R_0$  (specifically  $R_L = 3\ R_0$ ) appear in Figure 6.

Case 3, R<sub>L</sub> < R<sub>0</sub>

In this case, again set  $R_S=R_0$  and allow  $R_L$  to equal  $R_0/3$ . The initial wave, as before, is

$$v_S = V \frac{R_0}{R_0 + R_S} = \frac{V}{2}$$
 (23)

and the load voltage reflection coefficient is

$$\rho_{L} = \frac{R_{L} - R_{0}}{R_{L} + R_{0}} = \frac{\frac{R_{0}}{3} - R_{0}}{\frac{R_{0}}{3} + R_{0}} = -\frac{1}{2}$$
 (24)

Therefore, the reflected voltage wave vr is

$$v_r = \rho_L \frac{V}{2} = -\frac{V}{4}$$
 (25)

which starts propagating back toward the source at time  $t=\tau$ . The load voltage at time  $t=\tau$  is

$$\sqrt{\frac{1}{2}} + \sqrt{\frac{1}{4}} = \sqrt{\frac{1}{4}} + \sqrt{\frac{1}{4}} = \sqrt{\frac$$

The (-V/4) reflected wave arrives back at the source at time  $t=2\tau$ . Because R<sub>S</sub> is set equal to R<sub>0</sub>,  $\rho_S$  is, then, equal to zero and no reflected wave will be generated. The voltage at the source is now

$$v_S + v_r + \rho_S v_r = \frac{V}{2} + -\frac{V}{4} + 0 = \frac{V}{4}$$
 (27)








FIGURE 6. R<sub>S</sub> = R<sub>0</sub>, R<sub>L</sub> = 3R<sub>0</sub>

tor Case 3 (H<sub>L</sub> < H<sub>0</sub>) appear in Figure 7.

An interpretation of the actions occurring when load resistance is less than the characteristic line resistance is as follows: when power available at the line end is less than the power the load can absorb, a signal is sent back to the source saying, in essence, "send more power".

It has been shown that a ratio of line and load resistance  $(\rho)$  can be used to calculate the voltages and currents in terms of a wave arriving at the boundary, possibly generating a reflected, reverse-traveling wave to satisfy the conservation of energy principle at the line-to-load boundary. This ratio is

$$\rho_{B} = \frac{R_{B} - R_{0}}{R_{B} + R_{0}} \tag{29}$$

where R<sub>B</sub> represents the resistance into the boundary, R<sub>B</sub> is R<sub>S</sub> when considering the source-to-line interface and R<sub>B</sub> would be R<sub>L</sub> when considering the line-to-load interface. It is obvious that if discussing impedances, then Z<sub>S</sub> would be substituted for R<sub>S</sub> in Equation 29, and there may be some phase angle between the voltage and current waves.

The forward traveling wave,  $v_x$ , plus the reflected wave,  $v_r$ , is equal to the load voltage  $(V_L)$ . Since  $v_r$  is  $\rho_L \cdot v_x$ , this can be expressed as

orni avob nestoral ed 
$$v_x(1+i\rho_L) = v_L$$
 tiovo y antique yn (30)

This quantity (1 + p) can be defined as the voltage *transmission* coefficient of the load and it is known that


delay of 1 (Figure 8). It also means the voltage at any

(16) direction t is e (
$$g(q+1) = \frac{V_L}{V_C}$$
 semposing two step functions, one positive and one  $x^V$  gative, stepting after a

of all voltage waves that have enrived at or passed through the point up to and including the time of examination. Also, the current on the line is, at any point, the sum of initial current plus any forward or reverse traveling currents passing the point up to and including the time

the current is examined.

If has also been established that the steady state solution for voltages and currents on the line can be found by simple.






FIGURE 7.  $R_L = \frac{R_0}{3}$ 

The cases with various load resistances can be summa-

Condition

Circuit at time  $t = \tau$  (one line delay time) and this seems and?

 $R_L = R_0$   $\rho_L = 0$ 

No reflection is producedcircuit reaches steady state immediately. Tawoo nedw tawol

 $R_L > R_0$   $\rho_L > 0$ 

Positive voltage reflectionwave is sent back toward source. Voltage at load is higher than steady stage voltage (overshoot).

 $R_L < R_0 \quad \rho_L < 0$ 

Negative voltage reflectionwave is sent back toward source. Voltage at load is at gR vnabnuod edi offit eon lower than steady state if erenw Rs when .(toodershoot) and end of the interface and Rs

### **FUNDAMENTAL PRINCIPLES**

Before examining the algorithm for keeping track of reflections, there are two principles to keep in mind. slone seed

- Energy (as power) is conserved at boundary conditions ns (as explored previously) ( N) easilov baot ant of lauge si
- The principle of linear superposition applies. This means any arbitrary excitation function can be broken down into step functions, or ramps. The reaction of the circuit to each part can be analyzed, and the results can be added together when finished. This means that a positive pulse of duration t is examined by superimposing two step functions, one positive and one negative, starting after a delay of t (Figure 8). It also means the voltage at any point on the line is the sum of initial voltage plus the sum of all voltage waves that have arrived at or passed through the point up to and including the time of examination. Also, the current on the line is, at any point, the sum of initial current plus any forward or reverse traveling currents passing the point up to and including the time the current is examined

It has also been established that the steady state solution for voltages and currents on the line can be found by simple dc circuit analysis.

In examining reflection effects for the remainder of this application note, the following conventions are used.

A voltage or current wave traveling toward the point of interest will have the subscript "i" for incident wave,

A voltage or current wave traveling away from the point of interest will have the subscript "r" for reflected wave,

The subscript "S" means the parameter applied to the source (vs for the voltage at the source, etc.), and

The subscript "L" means the parameter applied to the load (v) for the voltage at the load, etc.)

Sign conventions for voltage waves and their associated currents are shown in Figure 9.




FIGURE 8. Superposition of Simple Waveforms to Form More Complex Excitations

### TABULAR METHOD FOR REFLECTIONS— THE LATTICE DIAGRAM The load voltage at light

The waves going up and down the line can be monitored by drawing a time scale, as a vertical line with time increasing in the down direction, to represent the location on the line under examination. Because voltages at the source and load ends of the transmission line are normally of primary interest, two time scales are necessary. Drawing arrows from one time scale to the other as in Figure 10 shows the direction of travel of the waves during a specific time interval. Since the main concern is only with the waveforms at the line ends, time scales are ruled off in multiples of the time delay of the line  $\tau$ . If a unitstep type wave is launched from the source at time t = 0+, it is known that the magnitude of the wave will persist unchanged until a wave arrives back from the load after a round trip delay time of two line delays. The source time scale then is incremented in multiples of 2 m $\tau$  where m = 0, 1, 2, 3, ... Likewise, the first wave arrives at the load after a single time delay, so the first increment ruling on the load time scale is  $\tau$ . or one time delay of the line. Because the subsequent waves arrive back at the load in increments of  $2\tau$ , the load time scale is ruled off in multiples of  $(2m + 1)\tau$  where m = 0, 1, 2, 3, ...The operation of the lattice diagram is discussed using the example in Figure 10b which is the lattice diagram for the associated circuit.

time t = 0 - (just before the switch closes)

The voltages at the source and load are equal with a magnitude of vinitial. Assume that no initial voltage is present. So, in this case, the voltage at the source and load equals zero.

$$V_{\text{initial}} = V_{\text{S}}(0-) = V_{\text{L}}(0-) = 0$$
  
= 0+ (just after the switch has closed)

time t = 0+ (just after the switch has closed)



FIGURE 9. Sign Conventions for Waves






FIGURE 10. Reflection Bookkeeping with the Lattice Diagram 1 28 (1 + 17) y 29 moded 2011

The first wave  $v_i(1)$  is launched at the source and begins to travel toward the load end of the line. As previously mentioned, a voltage divider action between  $R_S$  and  $R_0$  is used to derive the magnitude of the initial voltage wave.

$$v_i(1) = V \frac{R_0}{R_0 + R_S}$$

At this time, the voltage at the source is the sum of the initial voltage plus the voltage wave v<sub>i</sub>(1) just generated.

$$v_S(0+) = v_S(0-) + v_i(1) = 0 + V \frac{R_0}{R_0 + R_S}$$

Because the switch closure represents a step function, the source voltage remains at this level until a wave returns after reflecting from the load at time  $t=2\tau$ .

time  $t = \tau$ 

The incident voltage wave  $v_i(1)$  now arrives at the load and generates a reflected voltage wave

$$v_r(1) = \rho_L v_i(i); \rho_L = \frac{R_L - R_0}{R_L + R_0}$$

where  $\rho_L$  is the voltage reflection coefficient of the load. The reflected voltage wave  $v_r(1)$  immediately starts traveling back toward the source becoming the incident voltage wave  $v_i(2)$  which arrives back at the source at  $t=2\tau$ . The voltage

at the load is now the sum of the initial voltage plus the incident voltage wave  $v_i(1)$  that just arrived plus the reflected voltage wave that is just departing.

$$\begin{aligned} v_L(1) &= v_L(0-) + v_i(1) + v_r(1) \\ &= 0 + v_i(1) + \rho_L v_i(1) \\ &= v_i(1) (1 + \rho_L) \end{aligned}$$

Again, because of the step function excitation, the load voltage remains unchanged until the new wave arrives at time  $t=3\tau$ .

time 
$$t = 2\tau$$

 $v_i(2)$  now arrives at the source and generates a reflected voltage wave  $v_r(2)$  of magnitude

$$v_r(2) = \rho_S v_i(2); \rho_S = \frac{R_S - R_0}{R_S + R_0}$$

where ps is the source voltage reflection coefficient.

The reflected voltage wave  $v_r(2)$  starts back toward the load end of the line and becomes the incident voltage wave  $v_i(3)$  arriving at the load at time  $t=3\tau$ . The voltage at the source is now the sum of the voltage that was there plus the incident voltage wave just arrived plus the reflected voltage wave just departed for the load.

$$\begin{split} v_S(2) &= v_S(0+) + v_i(2) + v_r(2) \\ &= v \frac{R_0}{R_0 + R_S} + v_i(2) + \rho_S v_i(2) \\ &= v \frac{R_0}{R_0 + R_S} + v_i(2) (1 + \rho_S) \end{split}$$

time  $t = 3\tau$ 

vi(3) arrives at the load generating vr(3)

$$v_r(3) = \rho_L v_i(3)$$

 $v_{r}\!(3)$  departs back toward the source becoming  $v_{i}\!(4)$  to the source. The load voltage is now

$$v_L(3) = v_L(1) + v_i(3) (1 + \rho_L)$$

time  $t = 4\tau^{-100}$ 

When  $v_i(4)$  arrives at the source and generates  $v_r(4)$ , then

$$v_r(4) = \rho_S v_i(4)$$

starts back toward the load to become  $v_i(5)$  to the load. The load voltage is now

$$v_L(4) = v_L(2) + v_i(4) (1 + \rho_L)$$

This process can continue ad infinitum or until no measurable changes are detected. The reflection process at that time is considered complete and the line assumes a steady state condition. Steady state conditions can be found by applying simple dc circuit theory to source load circuits.

Summarizing this lattice diagram method, any time  $t=m\tau$  and m>1, the following relationships exist:

If m is odd, the  $v_i(m)$  wave is arriving at the load and generates a reflected wave

$$v_r(m) = \rho_L v_i(m)$$

This becomes  $v_i(m + 1)$  as it starts toward the source. The voltage at the load at time  $t = m\tau$  will be

$$v_L(m) = v_L(m-2) + v_i(m) (1 + \rho_L)$$

This is the sum of the voltage that was there before the wave arrived, i.e.,  $v_L(m-2)$ , plus the wave arriving  $v_i(m)$  and the reflected wave  $v_r(m)$  departing.

If m is even, the  $v_i(m)$  wave is arriving at the source and generates a reflected wave

$$v_r(m) = \rho_S v_i(m)$$

This becomes  $v_i(m+1)$  as it starts toward the load. The voltage at the source is now

$$v_S(m) = v_S(m-2) + v_i(m) (1 + \rho_S)$$

This is the sum of the voltage that was present  $v_S(m-2)$  plus the incident wave arriving  $v_i(m)$  plus the reflected wave departing  $v_r(m)$ .

The voltage and current at the source end of the line for a lossless line can be expressed as a summation.

$$v_{S}(t) = \frac{R_0}{R_S + R_0}$$
 (32)

$$\left[ e(t)u(t) + (1 + \frac{1}{\rho_S}) \sum_{n=1}^{\infty} \rho_S^n \rho_L^n e(t - 2n\tau)u(t - 2n\tau) \right]$$

$$i_{S}(t) = \frac{1}{R_{S} + R_{O}}$$
 (33)

$$\left[ e(t)u(t) + (1 - \frac{1}{\rho_S}) \sum_{n=1}^{\infty} \rho_S^n \rho_L^{n} e(t - 2n\tau)u(t - 2n\tau) \right]$$

where e(t) is the generator voltage as a function of time, and u(t) is the unit step function.

 $v \frac{H_0}{H_0 + H_S} + v_i(2) + p_S v_i(2)$ 

Likewise, the load voltage and load current for the lossless line can be expressed as a summation.

$$v_{L}(t) = \frac{R_0}{R_0 + R_0} \bullet \tag{34}$$

$$(1 + \rho_L) \Big[ \sum_{n=0}^{\infty} \rho_S^n \rho_L^{ne} (t - (2n + 1)\tau) u (t - (2n + 1)\tau) \Big]$$

$$i_L(t) = \frac{1}{R_S + R_0} \bullet \tag{35}$$


$$(1 - \rho_L) \left[ \sum_{n=0}^{\infty} \rho_S^n \rho_L^n e(t - (2n + 1)\tau) u(t - (2n + 1)\tau) \right]$$

A similar expression of summation can be developed for the voltage (or current) at any point along the line at any time. Because the lattice diagram is tabular in method, a computer program can be written releving the designer of bookkeping and repetitive calculations. A BASIC computer program for lattice diagrams appears in *Figure 13*.

### LIMITATIONS OF THE LATTICE DIAGRAM METHOD

Before using the lattice diagram to explore reflection effects with various source and load characteristics, it is necessary to pause at this point and examine the models used by the lattice diagram.

First, both the line driver and receiver are simulated either by a constant input or output resistance. The source has two voltage sources and a switch representing the internal source voltage at a time less than zero and equal to (or greater than) zero. The receiver is represented by a single resistor shunting the line end opposite the driver site. The line itself is represented by its characteristic resistance  $R_0$  and its total one-way time delay  $(\tau)$ . This is equal to length times propagation delay per unit length. This model is shown in Figure 11.






FIGURE 11. Model Used for Lattice Diagram Method

where  $p_L$  is the voltage reflection coefficient of the load. The reflected voltage wave  $v_r(t)$  immediately starts traveling back toward the source becoming the incident voltage wave  $v_r(t)$  which arrives back at the source at  $t=2\tau$ . The voltage

In voltages at the source and load as a function of time. Major exceptions include the current loops used in teletype-writers, telegraphs, and burglar alarm systems. The majority of data communications circuits used in computers, peripherals, and general controllers are voltage types.

The lattice diagram method cannot easily use source or receiver current/voltage relationships that are non-linear; i.e., not purely resistive. For non-linear current/voltage characteristics such as found in diodes, a graphic method can be used called the reflection diagram or the Bergeron method. Note: A French hydraulic engineer, L.J.B. Bergeron developed the method

to study the propagation of water hammer effects in hydraulics. See references. AN-806.

Signals exchanged using lattice diagrams are of the unit step variety. When ramps or more complex waves are exchanged, the complexity of the bookkeeping increases dramatically. Additionally, the lines are presumed to be lossless, although a constant line attenuation factor could be accommodated without excessive bookkeeping. These limitations should be kept in mind when examining various source and load resistance combinations and their reflection characteristics.

There are three classes of source resistance,  $R_S < R_0$ ,  $R_S = R_0$  and  $R_S > R_0$ . There are also three classes of load resistance,  $R_L < R_0$ ,  $R_L = R_0$  and  $R_L > R_0$ . This gives nine types of single driver, single receiver line circuits. Each circuit will be examined in turn to determine reflection effects for these combinations with evaluations of each combination for voltage type communications.

## REFLECTION EFFECTS FOR VOLTAGE SOURCE DRIVERS

Initial waves launched by a voltage source type driver ( $R_S < R_0$ ) are greater than one-half the magnitude of the internal voltage source. Referring to *Figure 11*, the initial voltage wave is derived as follows.

$$v_i(1) = (V_{0+} - V_{0-}) \cdot \frac{R_0}{R_0 + R_S}$$
 (36)

while the voltage at the source at t = 0 + i

$$v_S(0+) = v_S(0-) + v_i(1) = V_{0-} \bullet \frac{R_L}{R_L + R_S} + v_i(1)$$
 (37)

If the receiver switching point is at the mean of the driver voltage swing, the initial wave always has sufficient magnitude to indicate the correct logic state as it passes the receiver site. This maximizes the noise margins of the receiver

Since  $R_S \le R_0$ , the source voltage reflection coefficient  $\rho_S$  is less than zero. Any voltage waves, then, arriving back at the source are changed in sign, reduced in amplitude (assuming  $R_S \ge 0\Omega)$ , and sent back toward the load. If the load resistance equals the characteristic line resistance  $(R_L = R_0)$ , the voltage reflection coefficient of the load is

$$\rho_L = \frac{R_L - R_0}{R_L + R_0} = \frac{0}{2R_0} = 0$$

steady state condition. Figure 120 illustrates the source and load voltage waveforms for this case. If  $R_L$  is greater than  $R_0$ ,  $\rho_L$  is positive. Waves arriving at the

load generate the same polarity reflections as the arriving


waves.  $\rho_S$  and  $\rho_I$  are of opposite signs, so a dampened oscillatory behavior of the load voltage is expected. The oscillation period or ringing is 47. The overshoot of vi from  $t = \tau$  to  $3\tau$  may cause breakdown of the input circuitry of a receiver, depending on the receiver voltage rating. The undershoot at  $t = 3\tau$  or  $5\tau$  can reduce the noise immunity of a receiver or even cause a logic level misinterpretation-an error in the data. These waveforms are shown in Figure 12a. If  $R_L$  is less than  $R_0$ , then  $\rho_L$  is negative and a wave arriving at the load generates a reflection opposite in polarity to the incident wave. This causes the voltage at the source to overshoot steady state voltage at t = 0. Each reflection returning from the load causes the source voltage to continually step down toward the steady state voltage Vss. These steps last for  $2\tau$ , or one round trip delay. Load voltage starts an increasing step-up waveform towards  $V_{SS}$  at time  $t = \tau$ , with steps again taking one round trip delay,  $2\tau$ . A line receiver placed in the middle of the line sees an entirely different waveform-dampened oscillations much like the load voltage in Figure 12a. This is caused by the negative signs of both source and load voltage reflection coefficients. Each time an incident wave arrives at either source or load, the reflected wave generated at that time has a sign opposite to the sign of the incident voltage wave. The voltage at a distance half way down the line is composed of these forward and reverse traveling waves arriving at that point commencing at time  $t = 0.5\tau$ , and with each new wave passing that point after one line delay  $(\tau)$ . These waveforms are shown in Figure 12c.

The optimum load resistance for voltage signal communications on transmission lines driven by a low impedance source ( $R_S < R_0$ ) is equal to the characteristic line resistance. Large signal line voltages are produced and there are no reflection effects complicating the waveforms (Figure 12b).

However, a matched load ( $R_L = R_0$ ) is a dc load on the driver, thus it increases system power dissipation. But, it does preserve signal fidelity and amplitude allowing use of multiple bridging receivers ( $R_{in} \gg R_0$ ) along the line.

The unterminated case ( $R_L > R_0$ ) reduces dc driver loading and also reduces system power dissipation over the matched load case. The unterminated case does, however, allow the load signal to exhibit pronounced overshoot and undershoot around the steady state voltage. If the load signal undershoot places the receiver in its threshold uncertainty region, data errors result. There is a way to "civilize" the voltage waveform of the unterminated line load by trading off signal rise time versus line time delay. This is discussed later.

The final case of  $R_S < R_0$  and  $R_L < R_0$  is not generally useful in terms of voltage signals produced (Figure 12c). Systems using this case consume more power than the previous two cases and have no particular advantage for voltage mode communications.



In all three cases under discussion here, the initial voltage produced by the driver onto the line is

$$v_i(1) = (V_{0+} - V_{0-}) \frac{R_0}{R_0 + R_S} = \frac{1}{2} (V_{0+} + V_{0-})$$
 (38)

since  $R_S = R_0$ . The voltage at the source at time t = 0 + is

$$v_S(0+) = v_S(0-) + v_i(1) = v_{0-} \bullet \frac{R_L}{R_L + R_S} + v_i(1)$$
 (39)

Assume, for clarity, that initial voltage (Vo-) is zero, thus Equation 39 simplifies to it state all of in to addition neve

$$v_{S}(0+) = \frac{V_{0+}}{2}$$
 (40)

Since R<sub>S</sub> = R<sub>0</sub>, p<sub>S</sub> is equal to zero. This means that loadgenerated reflections due to load mismatch are absorbed at the source when, at time  $t = 2\tau$ , the reflected wave arrives back at the source. The line then assumes a steady state throughout. This back match or series termination effect of a matched source allows a wide latitude in choice of load resistance without sacrificing the signal fidelity of the load voltage waveform.

If the load resistance equals the characteristic line resistance R<sub>L</sub> = R<sub>0</sub>, then p<sub>L</sub> equals zero and no load site reflections are generated. The initial voltage wave arrives at the load at time  $t = \tau$  (one line delay) and voltages (and currents) on the line immediately assume steady state conditions (see Figure 12e). The optimum receiver threshold here is one-half the steady state voltage or V<sub>0+</sub>/4. The main advantage over the voltage source type driver with matched load case (RS < R0, RL = R0) is that RS and RI resistance tolerances may be relaxed without incurring much signal ringing. This effect is due primarily to the termination provided by both line ends, rather than just one line end. Any reflected voltage wave on either system is attenuated by the product of ps and pt for each round trip line delay time. Since the pSPL product for the fully matched case is smaller than the PSPL product for the single matched case, the reflections are attenuated and die out in fewer round trips. For example, if 20% tolerance resistors are used in both cases, ps and pl values for the fully matched case become 0.0 ±0.0909, which is a pspl product of  $\pm 0.0033$ . This means that after one round trip (2 $\tau$ ), the reflection amplitude starting back toward the load would be less than 0.33% of the initial wave.

Using  $R_S = 10\Omega$ ,  $R_L = 100\Omega$ , and  $R_0 = 100\Omega$  as for Figure 12a, shows the same 20% tolerances applied to the single matched case

$$-0.8519 \le \rho_S \le -0.7857$$
  
 $-0.0909 \le \rho_L \le +0.0909$ 

and

$$|\rho_{S}\rho_{L}| \leq 0.0774$$

The voltage reflection amplitude after one round trip is a maximum of 7.7% of the initial wave.

The choice between using the single and fully matched system should be carefully considered because the fully matched system does sacrifice signal voltage magnitude to get a decreased dependence on absolute resistor values.

If the load resistance for a matched driver circuit is made much greater than the line resistance, the initial wave arriving at the load at time  $t = \tau$  will be almost double since  $\rho_L$ will be close to +1.0. Because source resistance is set equal to line resistance, ps becomes zero, the reflected voltage wave from the load is absorbed by the source at time  $t = 2\tau$ , and steady state conditions prevail. Waveforms for this case are shown in Figure 12d. This is called back matching or series termination. The state of the source of the

The main advantage of series termination is a great reduction in steady state power consumption when compared with the parallel terminated case (R<sub>S</sub> ≪ R<sub>0</sub>, R<sub>L</sub> = R<sub>0</sub>). At the same time, series termination provides the same signal fidelity to a receiver placed at the line end. Compare the load voltage waveforms for the two cases in Figure 12b and 12d. The main disadvantage to series termination is that receivers placed along the line see a waveform similar to that shown for the source in Figure 12d. That is, receivers along the line see the V<sub>0+</sub>/2 initial wave as it passes that point on the line, and do not see a full signal swing until the load end reflection passes that point. Consequently, receivers along the line do not see a signal sufficient to produce the valid logic state output until the load reflection returns. Depending on actual line length and receiver characteristics, the receiver may even oscillate, having been placed in its linear operation region. With the benefit, then, of reducing system power, the series termination method has a constraint of allowing only one line receiver located at the line load end. The parallel termination method should be used if other receivers along the line are required.

The final case of matched source drivers is with the use of a load resistance less than the characteristic line resistance. The waveforms for this case are shown in Figure 12f. A line receiver with a threshold of V<sub>0</sub>/4 placed at the source responds like a positive, edge triggered one-shot and produces a pulse in response to a + V/2 initial wave of  $2\tau$  duration. Aside from its use as a one-shot, this circuit doesn't seem to offer any advantages for voltage mode communications.

#### **REFLECTION EFFECTS FOR CURRENT-SOURCE DRIVERS**

The name current source drivers is somewhat of a misnomer, and might be more properly called current-limited voltage source drivers. True current source drivers such as the DS75110A are normally used in conjunction with parallel termination resistors to create a matched source.

The current source drivers (R<sub>S</sub> > R<sub>0</sub>) discussed resemble true current sources in the respect that their output resistance is usually much greater than the characteristic line resistance. The initial voltage step produced on the line is thus usually small  $v_i(1) = (i_S(1)R_0)$ . This is due to the voltage divider action of the driver source resistance and the characteristic line resistance.

Voltage waveforms for a current source type driver either step up to VSS, reach steady state after 27, or execute a dampened oscillation around VSS, depending on whether the load resistance R<sub>L</sub> is greater, equal, or less than R<sub>0</sub>, respectively. The second case R<sub>L</sub> = R<sub>0</sub> provides signals much the same as the other two cases where  $R_L = R_0$ , that is, the source voltage steps immediately to VSS, with the load voltage following after one line time delay. Here the amplitude of the signal is much smaller than previous matched load cases. Since the current source type drivers (DS75110A) have high off-state impedances, they allow multiple drivers on the line to produce data bus or party line. Waveforms for the matched load case are shown in Figure 12h.

The case  $R_L < R_0$  really provides no useful advantage for voltage mode communications. The negative sign for  $\rho_L$  and the positive sign for  $\rho_S$  lead to dampened oscillatory behavior, or ringing. The maximum perturbation takes place at the source end of the line. Waveforms for this case are similar to those shown in *Figure 12a*, and are shown to scale in *Figure 12i*. With the given values used to produce the figure, the maximum amplitude ringing appears at the source line end.

The  $R_L \geq R_0$  case is of interest because it is representative of DTL driving a transmission line with the output going from LOW to HIGH. DTL has a high value  $R_S$ ,  $(2~k\Omega$  or 6  $k\Omega)$  in the HIGH logic state. Since both  $R_S$  and  $R_L$  are greater than  $R_0$ , both  $\rho_S$  and  $\rho_L$  are positive. A small voltage step starts from the source at t=0+; its magnitude is

point on the line, and div 
$$R_0$$
 be a signal swing until the point of the contract of  $R_0+R_S$ 

Note: Since the input diode is not represented, the representation of DTL input as a single resistor to ground is not strictly correct. For purposes of approximation, this simple representation is used. Treatment of non-linear current/voltage sources and loads is covered by Metzger & Vabre. (op. cit.)

Upon arrival at the load at time  $t=\tau$ , this initial wave generates a positive voltage reflection since  $\rho_L>0$ . The voltage reflection arrives back at the source site at time  $t=2\tau$ . Since  $\rho_S$  is also positive, another positive voltage reflection is launched back toward the load. The process repeats, and the source and load voltages both execute a step-up approach toward steady state voltage  $V_{SS}$ . These waveforms are shown in Figure 12g .

In examining voltage at the line midpoint (x =  $\ell$  /2), a step-up type waveform is seen which is the sum of all the incident voltage waves passing the line midpoint up to the time of examination. The midpoint voltage is expressed as follows.

$$v_{m}(t) = V_{SS} (1 - \exp[-(t + 0.5\tau)/T])$$
 (41)

Note: This equation is presented without derivation, but a procedure similar to that used by Matick (Ref. 2, AN-806) can be used.

for t = n + 0.5  $\tau$  with n = 0, 1, 2, 3, etc. VSS in Equation 41 is the steady state line voltage

V<sub>SS</sub> = 
$$V_{0+}$$
 •  $\frac{R_L}{R_S+R_L}$  value of the content of  $R_{0+}$  . The current seed resemble of  $R_{0+}$  is the set of  $R_{0+}$  in  tries current sources in the respect that their output resistances is usually much greater than the characteristic line resistance. The initial voltage step produced on the line is thus usually small  $v_i(t) = (s_i(t))R_0$ ). This is due to the voltage divider action of the driver source resistance and the characteristic stance and the characteristic stance and the characteristic stances.

Voltage waveforms for a current source type driver either step up to V<sub>SS</sub>, reach steady state after 2+, or execute a dampened oscillation around V<sub>SS</sub>, depending on whether the load esistance R<sub>L</sub> is greater, equal, or less than R<sub>0</sub>, most the same as the other two cases R<sub>L</sub> = R<sub>0</sub> provides signals respectively. This second case R<sub>L</sub> = R<sub>0</sub>, that he same as the other two cases where R<sub>L</sub> = R<sub>0</sub>, that is, the source voltage steps immediately to V<sub>SS</sub>, with the load voltage following after one line time delay. Here the amplitude of the signal is much smaller than previous matched load cases. Since the current source type drivers (DS75110A) have high off-state impedances, they allow multiple drivers on the line to produce data bus or party line. Waveforms for the matched load case are shown in

and T is a time constant given by atcasts MORTCALRAR

$$T = -\frac{2\tau}{\ell \, n(\rho_S \rho_L)}$$
 (42)

with  $\tau$  being one line delay ( $\tau = \ell \delta$ ).

Note: This equation is presented without derivation, but a procedure similar to that used by Matick (Ref. 2, AN-806) can be used.

Equation 41 provides an exact solution for odd multiples of n (n = 1, 3, 5 ..., so t = 1.5 $\tau$ , 3.5 $\tau$ , 5.5 $\tau$ ...), while it approximates  $v_m(t)$  for even multiples of n (n = 0, 2, 4 0..., so t = 0.5 $\tau$ , 2.5 $\tau$ , 4.5 $\tau$ ...). The closer the  $\rho_S \rho_L$  product is to 1, the better Equation 41 predicts  $v_m(t)$ , particularly for even multiples of n. To illustrate the fitting, the two tables in Figure 13 are generated by the BASIC language computer program (Table C) and their data is plotted in Figure 14.

Designers familiar with DTL circuits should quickly recognize that the waveforms shown in Figure 14 are very similar to the rising edge waveforms found when a DTL gate output goes from the LOW to HIGH state. This characteristic waveform has usually been attributed to the series RC circuit (a gate output resistance driving a lumped transmission line capacitance). The time constant for this approach, based on the C(dv/dt) = i rule from simple circuit theory, provides only an approximation. The actual cause of the waveform shape, however, is due to reflection effects. Unfortunately, the only way to speed up the rising edge is to reduce source resistance, (providing an initial step greater than the receiving threshold) and terminate the line to eliminate the load reflections.

DTL inability to drive transmission lines at high repetition rates is the direct result of the signal rise time limitation caused by positive reflection coefficients for both the source and load. A transmitted positive pulse may be missed if its duration is less than the time required for the load signal to reach the receiver threshold.

The  $R_S > R_0$  and  $R_L > R_0$  case provides no definite advantages as voltage mode communication is concerned. This case, in fact, poses a definite hazard to high speed data communications because the reflections cause, in effect, a slow, exponential signal transition. Because line delay is a factor. longer lines will only increase the effect.

are used in both cases, ps and pt values for the fully matched case become  $0.0\pm0.0909$ , which is a pspt product of  $\pm0.0033$ . This means that after one round trip (2r), the reflection amplitude starting back toward the load would be less than 0.33% of the initial wave.

Using  $R_0=10\Omega$ ,  $R_L=100\Omega$ , and  $R_0=100\Omega$  as for Figure 12a, shows the same 20% telerances applied to the single matched case

 $-0.8519 \le \rho_S \le -0.7857$  $-0.0909 \le \rho_1 \le +0.0909$ 

2,51%

pspi ≤ 0.0774

The voltage reflection amplitude after one round trip is a maximum of 7.7% of the initial wave.

The choice between using the single and fully matched system should be carefully considered because the fully matched system does sacrifice signal voltage magnitude to get a decreased dependence on absolute resistor volues. If the load resistance for a matched driver circuit is made much greater than the line resistance, the initial wave arriving at the load at time t = r will be almost doubts since or

TIME	VM(T) VAPPX		%DIFF	
0.5	0.04762	0.04820	+1.220%	
1.5	0.09292	0.09292	+0.000%	
2.5	0.13390	0.13440	+0.373%	
3.5	0.17288	0.17288	+0.000%	
4.5	0.20815	0.20858	+0.207%	
5.5	0.24170	0.24170	+0.000%	
6.5	0.27206	0.27243	+0.136%	
7.5	0.30093	0.30093	+0.000%	
8.5	0.32705	0.32737	+0.097%	
9.5	0.35190	0.35190	+0.000%	
10.5	0.37439	0.37466	+0.073%	
11.5	0.39577	0.39577	+0.000%	
12.5	0.41512	0.41536	+0.057%	
13.5	0.43353	0.43353	+0.000%	
14.5	0.45018	0.45038	+0.045%	
15.5	0.46602	0.46602	+0.000%	
16.5	0.48035	0.48053	+0.036%	
17.5	0.49399	0.49399	+0.000%	
18.5	0.50632	0.50647	+0.030%	
19.5	0.51805	0.51805	+0.000%	
20.5	0.52867	0.52880	+0.024%	
21.5	0.53877	0.53877	+0.000%	

TIME	VM(T)	VAPPX	%DIFF
0.5	0.13043	0.13971	+7.112%
1.5	0.25893	0.25893	+0.000%
2.5	0.25893	0.25893	+1.909%
3.5	0.44746	0.44746	+0.000%+0.952%
4.5	0.51661	0.52153	
5.5	0.58473	0.58473	+0.000%
6.5	0.63509	0.63867	+0.564%
7.5	0.68469	0.68469	+0.000%
8.5	0.72135	0.72396	+0.361%
9.5	0.75747	0.75747	+0.000%
10.5	0.78416	0.78606	+0.242%
11.5	0.81046	0.81046	+0.000%
12.5	0.82990	0.83128	+0.167%
13.5	0.84904	0.84904	+0.000%
14.5	0.86320	0.86420	+0.117%
15.5	0.87714	0.87714	+0.000%
16.5	0.88744	0.88818	+0.083%
17.5	0.89759	0.89759	+0.000%
18.5	0.90510	0.90563	+0.059%
19.5	0.91249	0.91249	+0.000%
20.5	0.91795 0.92334	0.91834	+0.042% +0.000%

#### **TABLE C. BASIC Program Listing**

```
100 PRINT'ENTER RS, RO, RL'1
```

110 INPUT R1, RO, R2

120 Pl=(R1-R0)/(R1+R0)

130 P2=(R2-R0)/(R2+R0)

140 V1=R0/(R1+R0)

150 Kl=2./LOG(P1\*P2)

160 V9=R2/(R1+R2)

170 PRINT'RHOS='; P1;'RHOL=';P2;'TAU=';K1

180 PRINT 'V1(1)=';V1;'VSS=';V9

190 V=V1

200 PRINT'TIME VM(T) VAPPX %DIFF'

210 FOR T=0.5 TO 20.5 STEP 2.

220 V2=V9\*(1.-EXP((T+.5)/K1))

230 P=100.\*(V2-V)/V

240 PRINT USING 250, T, V, V2, P

250 :##.# -#.#### -#.#### +###%

260 V1=V1\*P2

270 V=V+V1

280 REM SOURCE END

290 V2=V9\*(1.-EXP( (T+1.5)/K1 ) )

300 P=100.\*(V2-V)/V

310 PRINT USING 250, T+1., V, V2, P

320 V1=P1\*V1

330 V=V+V1

340 NEXT T 350 PRINT


360 PRINT

370 PRINT

380 GOTO 100

390 END

FIGURE 13. Comparison of v<sub>m</sub> Formula to Computed Midline Voltage



# SUMMARY—Which are the Advantageous Combinations?

In examining the basic combinations of source, line and load resistances, and typical waveforms characteristic of each case, advantageous combinations can be determined. The primary results are tabulated in *Figure 15*. those combinations generally used in voltage mode communications circuits are as follows.

- Unterminated case (R<sub>S</sub> ≤ R<sub>0</sub>, R<sub>L</sub> > R<sub>0</sub>). This situation provides low steady state power dissipation and large signal levels, but also shows pronounced "ringing" effects. The "ringing" can be reduced by controlling signal rise/fall time versus τ, or by clamping diodes to limit load signal excursions. This case is representative of TTL circuits and is thus widely employed.
- 2. The parallel terminated case (R<sub>S</sub> ≪ R<sub>0</sub>, R<sub>L</sub> = R<sub>0</sub>) provides large signal levels, and excellent signal fidelity. However, it is power consuming with most of that power dissipated in the load resistor. This case is useful for cleaning up the reflection effects of Case 1 but, at the same time, does require a driver circuit to have its internal current limits set at greater values than those required to produce the desired signal level into the minimum line resistance used. Thus, this case requires specific line driver devices such as the DS75114/DS9614. Ordinary TTL, except for the above mentioned circuits, has too low a current limit point to adequately drive 50Ω lines.
- 3. The series terminated or backmatched driver case  $R_S=R_0,\,R_L\gg R_0$  provides a low steady state power

Voltages Compared with Other Methods, Uses Current Sinking

dissipation system for use with one receiver located at the load end of the line. The positive reflection coefficient of the load is used to approximately double the initial wave arriving at the load. Setting R<sub>S</sub> = R<sub>0</sub> terminates the reflected wave when it arrives back at the source site after two line delays, and the line then assumes steady state conditions. The use of other receivers located along the line is not recommended, because they will not see the full driver signal swing until the reflection from the load passes their particular bridging points Such receivers could malfunction, as they would see a voltage very close to their threshold, and perhaps even place the line receiver in its linear operating region. This could make the line receiver sensitive to oscillatory, parasitic feedback. If these constraints are acceptable, the series termination method can be used to good advantage in providing the same signal fidelity and signal amplitude as with the parallel termination method, while at the same time, contributing a significant savings in steady state power consumption.

4. The fully matched case R<sub>S</sub> = R<sub>0</sub>, R<sub>L</sub> = R<sub>0</sub> not only provides excellent signal fidelity all along the line, but also has reduced signal amplitude over that of the parallel terminated case. Additionally, the power consumption is somewhat less than the parallel termination case and the power is divided equally by the source and load. The primary advantage of the fully matched system is that termination resistor tolerances can be relaxed somewhat without incurring large amounts of ringing. This is because both the source and load act as line terminations.

FIGURE 15. Summary of Effects

Excellent Fidelity

Amplitudes, also

Configuration Name (if any)	(Driver) Source Resistance	(Receiver) Load Resistance	Signal Characteristics	Optimum Receiver Threshold	Line Receivers Allowed at Other Than Load End of Line?	Advantageous Combination In examinate Combination load restaumes and typics each case, advantageous com
Unterminated	≪ R <sub>0</sub>	> R <sub>0</sub>	Ringing Pronounced	0.5 V <sub>SS</sub>	inusumo ecom eg	Undershoot May Cause Data Errors
Parallel of noticely Terminated us and view estatos a ec onit estatos a ectromidia and a second make the	ar bridging po they would so nd perhaps en ing region. Th	their particul alfunction, as r threshold, a	Excellent Fidelity	0.5 V <sub>SS</sub>	Po, Fig. Pa). The over dissipation and pronounced "ringin cod by controlling a	Load Resistor Consumes Power $P_L = \frac{(V_{SS})^2}{R_L}$
ssibe leadback, it series termination a in providing the		< R <sub>0</sub> See See See See See See See See See Se	Awful—Different Signals at Each Point on the Line	TL cANits		Not Generally Useful a land vergme visbow auch at bas and belease ed T. S.
Series Terminated or Backmatched Driver	Rolling Standy	> Roman	Load Signal Excellent	0.5 V <sub>SS</sub>	and exoNent sign uning with most of istor. This case is	Reduced Power Consumption Over Parallel Termination
Fully Matched = oels sud, entired est to est to est to est to est no est to est no est	ide over that by, the power		Excellent Fidelity	0.25 V <sub>SS</sub>	effects self-ase 1 bitver circuit to have values than those I I level into the mir	Greater Tolerances on Resistors Allowed for Same Fidelity as Parallel Termination
tion case and the and load. The pri-	some Rolland	ded equally b	Load Signal Like a One-Shot	NA O	DS751AN DS961	Not Generally Useful for Data, is Useful as Pulse Generator
nom is trial termi- d somewhat with- This is because minetions	> R <sub>0</sub> nso	> R <sub>0</sub>	Exponential Like Signal Waveforms	0.5 V <sub>SS</sub>	r beclamstered d b bertalented d s bes a low steady s	Low Power Consumption. Increased Delay due to Signal "Rise" Times.
	> R <sub>0</sub>	= R <sub>0</sub>	Small Signal Amplitude and Excellent Fidelity	0.5 V <sub>SS</sub>	Yes	Produces Only Small Signal Voltages Compared with Other Methods. Uses Current Sinking Drivers such as the 75110A.
	> R <sub>0</sub>	< R <sub>0</sub>	Very Small Signal Amplitudes, also Ringing	NA	NA	Not Generally Useful

FIGURE 15. Summary of Effects

#### **EFFECT OF SOURCE RISE TIME ON WAVEFORMS**

Previously, it was assumed that the source-produced signal rise time was always much less than the line time delay  $(\tau)$ . Because the waveforms for the source and load voltage were the superposition of incident and reflected waves occurring at their proper times, and because the shape of each wave was a square edged step function, the resultant source and load waveforms were thus also square edged, or ideal in nature. In many practical cases, particularly when line length is short, the source excitation possesses a finite, and non-negligible, rise time. Therefore, depending on the ratio of rise time to line delay, it is possible to have a new wave start arriving at the point of interest before the previous wave can reach its final value. The net waveform for voltage or current at that point, then, would consist of the superposition of two or more waves during their time of overlap. To study the superposition effect on signal waveforms, the source excitation is represented as a simple linear ramp rise to its final value of V0+, so

and where  $t_r$  represents the 0-to-100% source rise time. The circuit model and its lattice diagram are shown in *Figure 16*. The values of  $R_S$ ,  $R_0$  and  $R_L$  were chosen to equal those of an actual circuit on hand, allowing the theoretical waveforms, obtained by graphical superposition, to be compared with the measured response of an actual circuit.

Figure 17 shows the load voltage  $v_L$ , source voltage  $v_S$  and source current is waveforms versus time for a circuit with a source rise time very much less than  $\tau$ . The actual waveforms for  $v_L$ ,  $v_S$  and is are composed of the superposition of both incident and reflected waves in their proper time sequence. In the figures, these waves are shown as dotted lines. Each wave represents the sum of the incident wave plus its reflection. The resultant  $v_L$ ,  $v_S$  and is waveforms (shown as solid lines) are the superposition of the waves represented by the dotted lines. With the exception of a slight rounding of the edges, the actual waveforms for the circuit, shown in the oscilloscope photograph in Figure 17, closely approximate the waveforms predicted by theory.


TL/F/11337-28

$$e(t) = 0 \text{ for } t < 0$$

$$e(t) = V_{0+} \bullet t/t_r \text{ for } 0 \le t \le t_r$$

$$e(t) = V_{0+}$$
 for  $t > t_r$ 

Source					Load	(1)3 1			
t in $( au)$	V <sub>i</sub> + V <sub>r</sub> (V) 3RA	i <sub>i</sub> + i <sub>r</sub> (mA)	V <sub>S</sub> (V)	i <sub>S</sub> (mA)	t in (τ)	v <sub>i</sub> + v <sub>r</sub> (V)	l <sub>i</sub> + l <sub>r</sub> (mA)	(V)	i <sub>L</sub> (mA)
0	0.9400	12.53	0.9400	12.53	1	1.8500	0.40	1.8500	0.40
2	0.1224	-22.64	1.0624	-10.10	201 328	-1.5500	-0.34	0.3000	0.06
4	-0.1026	(3418.97 2)	0.9599	8.87	5	1.2986	0.28	1.5986	0.35
6	0.0859	-15.90	1.0458	7.03	7	-1.0881	-0.24	0.5106	0.11
8	-0.0720	13.32	0.9738	6.29	9	0.9116	0.20	1.4222	0.31
10	0.0603	-11.17	1.0341	-4.87	11	-0.7638	-0.17	0.6584	0.14
12	-0.0505	9.36	0.9836	4.48	13	0.6399	0.14	1.2983	0.28
14	0.0424	-7.84	1.0259	-3.36	15	-0.5362	-0.12	0.7622	0.16
16	0.0355	6.57	0.9904	3.21	17	0.4492	0.10	1.2114	0.26







FIGURE 17. Waveforms for  $t_{\rm c}=2 < \tau$ 


Ω



diagram, but they now require two line time delays to reach this final value. The  $v_L$ ,  $v_S$  and  $i_S$  waveforms consist of the superposition of these linear ramps. Because each wave reaches its final value just as a new wave arrives, their superposition converts the square edged  $v_L$ ,  $v_S$  and  $i_S$  waveforms into triangular waveforms. This is shown in Figure 18. The accompanying oscilloscope plot shows the close correspondence between the actual and theoretical waveforms whereas an additional oscilloscope photograph in Figure 18 shows the actual waveforms for the case where  $t_r=\tau$ . Not surprisingly, the  $t_r=\tau$  case changes the  $v_L$ ,  $v_S$  and  $i_S$  waveforms of the  $t_r\ll\tau$  case into trapeziodal forms because each arriving wave reaches its final value well before a new wave arrives.


If the source excitation is adjusted such that its rise time equals three line delays  $t_r=3\tau$ , the  $v_i+v_r$  and  $i_i+i_r$  waves overlap for a period of time equal to  $\tau$ . That is, each wave reaches only  $\frac{2}{3}$  of its final value when a new wave starts arriving. Considering the waveform, the load voltage from time  $\tau$  to  $3\tau$  is


$$v_i(1) (1 + \rho_L) e (t - \tau)$$



negative wave ( $\rho_S < 0$ ), the algebraic sum of the last third of the first wave and the first third of the second wave  $v_i(3)$  arriving at the load causes the load voltage to reduce in amplitude from the ( $t_r \ll \tau$ ) case. Likewise, the source voltage and source current show reduced amplitudes over the ideal case, due to the overlap period of the waves arriving at the source

Theoretical and actual waveforms for the  $t_r=3\tau$  case are shown in Figure 19. Notice that load voltage perturbations and source current is requirements are reduced from those of the  $t_r \ll \tau$  case. Similarly, the ratio of  $t_r$  to  $\tau$  can be successively increased. This results in reduced ringing on the load voltage and reduced source current due to the overlapping of more and more  $v_i + v_r$  (or  $i_i + i_r$ ) waves. Actual and theoretical waveforms for  $t_r$  equal to  $4\tau$ ,  $6\tau$ , and  $8\tau$  are shown in Figures 20, 21 and 22, respectively. In each case, as the  $t_r$  to  $\tau$  ratio is increased, the instantaneous source and load voltages become more equal. The source current is also reduced so that the circuit exhibits fewer reflection effects and the transmission line itself can be considered as a simple interconnection from dc circuit theory.







62-7661 rqqcji arriving wave reaches its final value well before a new wave errives.

If the source excitation is adjusted such that its rise time equals three line delays  $t_r=3r$ , the  $v_l+v_l$  and  $i_l+i_r$  waves overlap for a period of time equal to r. That is, each wave reaches only  $2f_r$  of its final value when a new wave starts arriving. Considering the waveform, the arriving savewance

 $v_i(1) (1 + \rho_L) \otimes (t - \tau)$ 





of the tyser case. Similarly, the ratio of ty to rean be successively increased. This results in reduced ringing on the load voltage and reduced source current due to the overlapping of more and more y; + y, (or i, + i,) waves. Actual and theoretical waveforms for trequal to the 5°, and 8° are shown in Figures 20, 21 and 22 respectively in each source and load voltages become more equ. It is source source and load voltages become more equ. It is source to the contract of th

sidered as a simple inte








FIGURE 18. Waveforms for  $t_{r}=2 au$ 











Using the  $t_r$  to  $\tau$  ratio to reduce reflection effects has many practical advantages in digital design. The low source and high input resistance of TTL or ECL circuits allows one gate to drive many receiving gates. The reflection effects of this unterminated combination, however, can cause data errors or at least lead to reduced noise immunity due to the pronounced load voltage undershoot. Since the rise and fall times of these devices are easily measured, a maximum line length can be set such that the resulting tr to ratio provides the desired reduction in ringing. This is the primary basis for the wiring rules of each logic family and, usually, the  $t_r$  to  $\tau$  ratio is chosen somewhere between 3:1 and 4:1. As an example, the rise and fall time for normal TTL is  $t_{10\%-90\%} = 6$  ns. When this is converted to an equivalent linear 0% to 100% time, t<sub>r</sub> = 8 ns. A common propagation delay of 1.7 ns/ft, in combination with the requirement that  $t_r = 3\tau$ , gives the maximum line length of approximately 18 inches. This corresponds with the published recommendation of the various manufacturers for the 74 series TTL circuits. A similar computation of the rise and fall times for other logic families yields their respective line length recommendations. The faster families require shorter line lengths for the same  $t_r$  to  $\tau$  ratio, and slower logic families allow relatively longer line length. This ratio can also be used to make stubs or taps on lines "disappear". In other words, if the stub's time delay is made very short when compared to

cutiles in the empirical method are the requirements for a high quality, real time (or random sampling) oscilloscope and, of course, the requisite amount of transmission line to

Also discussed in this application note are commonly used pulse codes.

FACTORS CAUSING SIGNAL WAVE SHAPE CHANGES

in AN-806 and AN-807, it was assumed that the transmission lines were ideal so the step functions propagated along single pulse is actually composed of a continuous (Fourier) aspectrum, the phase velocity independence on an applied prequency, and the absence of attenuation (R=0, G=0) of the ideal line always allows the linear addition of these infrequency components to reconstruct the original signal without alteration. For real lines, unfortunately, the series dependent on the applied frequency. The latter results in dispersion; i.e., the propagation velocity will differ for the various frequencies, while the former results in signal attention (freduction in amplitude). This attenuation may also he a function of frequency components of a signal, at some point down the line, to be quite different from the frequency components of a signal, at some point at some point down the line, to be quite different from the frequency components and to the line. Thus, together to produce a wave shape that may differ significantly from the input signal wave shape that may differ significantly from the input signal wave shape that may differ significantly from the input signal wave shape. In many ways, cartly from the input signal wave shape the many ways, and in a signal, are real transmission line may be thought of as a distributed in and dispersion of the high frequency signal components allon and dispersion of the high frequency signal components.

the  $t_{\rm f}$  of the signal at the stub line location, the stub reflections will have a minimal effect on the line signals. A stub length to generate a  $t_{\rm f}$  to  $\tau$  ratio of greater than 8:1 is usually considered adequate to negate the stub reflections.

The third primary application of the  $t_r$  to  $\tau$  ratio for controlling reflection effects is that used in some standard data communications interfaces such as EIA/TIA-232-E (RS-232). Here, driver slew rate is explicitly controlled. This, along with the implied maximum interconnect cable length serves to produce a  $t_r$  to  $\tau$  ratio of 3:1 or greater. This, in turn, reduces the reflection effects inherent in a voltage source driver, unterminated line system. The main disadvantage of using the  $t_r$  to  $\tau$  ratio to control reflection effects is in the overall time for the signal representing the data to rise above the receiver threshold level. With the parallel terminated method, the minimum time delay was au or one line delay. When the  $t_r$  to  $\tau$  ratio is used, an additional delay time of approximately 0.5 tr is added to the line delay yielding, therefore, a greater effective signal propagation delay. This increased delay may or may not be acceptable in the desired system so the trade-off between ease of usage of the unterminated case must be weighed against the increased effective signal delay over that delay obtainable with the e Signal Qualify Measurement-The Eye asserted the terminated case.

#### REFERENCES

#### See AN-806 and AN-808

Transmission lines as discussed in AN-906 and AN-907 have always been treated as ideal lossless lines. As a consequence of this simplified model, the signals passing along sequence of this simplified model, the signals passing along the lines did not change in shape, but were only delayed in length delay and line length (r = 7 8). Unfortunately, rest transmission lines always possess some linite resistance per unit length due to the resistance of the conductors composing the line. So, the lossless model only represents short lines where this resistance term can be neglected. In AN-906 the per-unit-length line parameters, L. R. C. G. were assumed to be both constant and independent of frequency (up to the limits mentioned, of course). But with real lines, line is not strictly correct as four offsets after the per-unit-length parameters, making some of them frequency dependent. These four effects are skin effect, proximity effect, and how they influence the infrinsic line parameters are adected and how they influence the infrinsic line parameters are actions and how they influence the infrinsic line parameters are affects and they trapple ac analysis virtually impossible, operational cussed later in this application note. Since these attaities and this coloride conswhat constrained analytical solutions to line voltages and currents. These analytical solutions are difficult to derive, perhaps even more difficult of their accuracy of prediction depends greatly (primarily coastal cables) appear in the reterences, so only contract and the stream of the permitter and the stream of the contract and the stream of the stre

Engineers designing data transmission circuits are not usually interested in the esoterica of lossy transmission line theory. Instead, they are concerned with the following question: given a line length of x feet and a data rate of n box, does

#### OVERVIEW

This application note explores another important transmission line characteristic, the reflection coefficient. This concept is combined with the material in AN-806 to present graphical and analytical methods for determining the voltages and currents at any point on a line with respect to distance and time. The effects of various source resistances and line termination methods on the transmitted signal are also discussed. This application note is a revised reprint of section four of the Fairchild Line Driver and Receiver Handbook, This application note, the third of a three part series (See AN-806 and AN-807), covers the following topics:

- Factors Causing Signal Wave-Shape Changes
- Influence of Loss Effects on Primary Line Parameters
- Variations in  $Z_0$ ,  $\alpha(\omega)$  and Propagation Velocity
- Signal Quality—Terms
- Signal Quality Measurement—The Eye Pattern
- Other Pulse Codes and Signal Quality

#### INTRODUCTION

Transmission lines as discussed in AN-806 and AN-807 have always been treated as ideal lossless lines. As a consequence of this simplified model, the signals passing along the lines did not change in shape, but were only delayed in time. This time delay is given as the product of per-unitlength delay and line length ( $\tau = \ell \delta$ ). Unfortunately, real transmission lines always possess some finite resistance per unit length due to the resistance of the conductors composing the line. So, the lossless model only represents short lines where this resistance term can be neglected. In AN-806 the per-unit-length line parameters, L, R, C, G, were assumed to be both constant and independent of frequency (up to the limits mentioned, of course). But with real lines, this is not strictly correct as four effects alter the per-unitlength parameters, making some of them frequency dependent. These four effects are skin effect, proximity effect, radiation loss effect, and dielectric loss effect. These effects and how they influence the intrinsic line parameters are discussed later in this application note. Since these effects make simple ac analysis virtually impossible, operational (Laplace) calculus is usually applied to various simplified line models to provide somewhat constrained analytical solutions to line voltages and currents. These analytical solutions are difficult to derive, perhaps even more difficult ot evaluate, and their accuracy of prediction depends greatly on line model accuracy. Analytical solutions for various lines (primarily coaxial cables) appear in the references, so only the salient results are examined here.

Engineers designing data transmission circuits are not usually interested in the esoterica of lossy transmission line theory. Instead, they are concerned with the following question: given a line length of x feet and a data rate of n bps, does

the system work—and if so—what amount of transition jitter is expected? To answer this question using analytical methods is quite difficult because evaluation of the expressions representing the line voltage or current as a function of position and time is an involved process. The references at the end of this application note provide a starting point to generate and evalute analytical expressions for a given cable.

The effects on the LRCG line parameters, the variations in  $Z_0$ ,  $\alpha(\omega)$ , and propagation velocity as a function of applied frequency are discussed later in this application note. Using an empirical approach to answer the "how far-how fast" question involves only easily made laboratory measurements on that selected cable. This empirical approach, using the binary eye pattern as the primary measurement tool, enables the construction of a graph showing the line length/ data rate/signal quality trade-offs for a particular cable. The terms describing signal quality are discussed later in this application note. The technique of using actual measurements from cables rather than theoretical predictions is not as subject to error as the analytical approach. The only difficulties in the empirical method are the requirements for a high quality, real time (or random sampling) oscilloscope and, of course, the requisite amount of transmission line to be tested.

Also discussed in this application note are commonly used pulse codes.

## FACTORS CAUSING SIGNAL WAVE SHAPE CHANGES

In AN-806 and AN-807, it was assumed that the transmission lines were ideal so the step functions propagated along the lines without any change in wave shape. Because a single pulse is actually composed of a continuous (Fourier) spectrum, the phase velocity independence on an applied frequency, and the absence of attenuation (R = 0, G = 0)of the ideal line always allows the linear addition of these frequency components to reconstruct the original signal without alteration. For real lines, unfortunately, the series resistance is not quite zero, and the phase velocity is slightly dependent on the applied frequency. The latter results in dispersion; i.e., the propagation velocity will differ for the various frequencies, while the former results in signal attenuation (reduction in amplitude). This attenuation may also be a function of frequency. Attenuation and dispersion cause the frequency components of a signal, at some point down the line, to be quite different from the frequency components of the signal applied to the input of the line. Thus, at some point down the line, the frequency components add together to produce a wave shape that may differ significantly from the input signal wave shape. In many ways, then, a real transmission line may be thought of as a distributed lowpass filter with loss. The fast rise and fall times of the signals become progressively "rounded" due to attenuation and dispersion of the high frequency signal components.

parameters must satisfy the relation (R/L) = (G/C). Because for real lines (R/L) > (G/C), the distortionless line is only of historical interest, and it is not possible to satisfy the (R/L) = (G/C) condition over a sufficiently wide bandwidth to allow a proper transmission of short duration pulses. Over a limited frequency range such as that encountered in telephony (0 kHz-4 kHz), the L term can be increased by either adding lumped inductances at fixed intervals along the line or by winding a magnetic material (as a thin tape) around the conductors of the line throughout its length. Lumped loading is commonly applied to long telephone circuits to reduce the signal attenuation over a narrow frequency range; however this linearity is at the expense of inband attenuation and non-linear delay distortion. The distributed loading method has been tried, but the mechanical characteristics of the magnetic materials have made the winding process very difficult. In any event, neither method allows short pulses to retain their wave shapes. The interest in line loading to produce the Heavyside condition for pulse transmission is therefore largely academic.

The following sections discuss the origins of the secondorder effects—skin effect, proximity effect, radiation loss effect, and dielectric loss effect—and their influence on the LRCG transmission line parameters.

Skin Effect: The phenomenon is based on two facts: a current flow in any real conductor produces an electric field given by Ohm's Law; the current distribution and/or magnetic field distribution in a conductor is frequency dependent. For dc current in a single isolated conductor, the current density is uniform across the conductor. When alternating current is used, the current density is not uniform across the conductor. Instead, the current

throughout the cylinder thickness. Distribution of current densities for both actual and assumed models is shown in Figure 1.

It can be seen that for *classical* skin effects, the penetration depth is given by

where K =  $1/\sqrt{\pi\mu\sigma}$ ,  $\mu$  = magnetic permeability of the conducting material expressed in henries per unit length, and  $\sigma$  = conductivity of the conducting material. For MKS (SI) units and for a copper conductor

$$\sigma = 5.85 \times 10^7 \, (\Omega \, \mathrm{meter})^{-1}$$
 $\mu = 4\pi \times 10^{-7} \, (\mathrm{H/meter})$ 

in which case, d would be the penetration depth expressed in meters.

Because the skin effect reduces the equivalent conductor cross-sectional area, increasing frequencies cause an increase in the effective resistance per unit length of the line. This in turn leads to signal attenuation increasing with frequency. If the frequency response of a cable is plotted on log-log graph paper, log dB, or Nepers vs log frequency, the curve slope will be 0.5 if the cable losses are primarily governed by *classical* skin effects. The slope of the attenuation curve, along with the attenuation at a particular frequency, can be used to estimate coaxial cable transient response as a function of length.<sup>2, 4</sup>

\*See Reference 2 and 4.




FIGURE 1. Current Distributions Across and Conductor for Several Frequencies

TL/F/11338-1

- · Proximity Effect: This is a current density redistribution in a conductor due to the mutual repulsion (or attraction) generated by currents flowing in nearby conductors. The current density at those points on the conductor close to neighboring conductors varies from the current density when the conductor is isolated from other conductors. This current density redistribution reduces the effective cross-sectional area of the conductor, thereby increasing the per-unit-length line resistance. This effect is a function of the conductor diameters, the separation of the conductors from each other, and frequency. The analytical evaluation of the proximity effect is quite complicated and except for certain limited cases\*, no general rule of thumb expressions have been proposed. The proximity effect is not present in coaxial cables because of their circular symmetry. The proximity effect is a significant contributor to signal losses particularly in cases of a twisted pair or parallel wire lines. A 101 bnb stinu (IE) 22
- Radiation Loss: Radiation losses cause an apparent rise in resistance per unit length increasing with frequency. The mechanism of radiation loss is energy dissipation either as heat or magnetization via eddy currents in nearby metallic or magnetic masses, with the eddy currents induced by line currents. Coaxial cables do not exhibit this effect because the signal magnetic field is confined between the shield and the outside of the center conductor. Ideally, the magnetic field produced by shield current cancels the field produced by current in the center conductor (for points outside the shield).

Both twisted pair and parallel wire lines exhibit radiation losses and these losses contribute to the effective perunit-length line resistance. Radiation loss is dependent to a large extent on the characteristics of the materials close to the line; so radiation loss is quite difficult to calculate, but can be measured if necessary.

 Dielectric Loss Effect: Dielectric losses result from leakage currents through the dielectric material. This causes an increase in the shunt conductance per unit length and produces signal attenuation. Fortunately, for most dielectric materials in common use, this loss is very small particularly for frequencies below 250 MHz. For most practical purposes, then, dielectric losses may be neglected as they are usually overshadowed by skin effect losses.

#### INFLUENCE OF LOSS EFFECTS ON PRIMARY LINE PARAMETERS

Resistance Per Unit Length, R. It is composed of a basic do resistance term  $R_{dC}$  plus the contributions of skin effect, proximity effect and radiation loss effect. For coaxial lines, the proximity and radiation loss effects are negligible in

\*See References Arnold<sup>11</sup> and Dwight<sup>12</sup>.

\*\*See References 5 and 6

most cases, so the primary contribution is made by the skin effect. Thus the resistance per unit length becomes supplied to the skin effect.

where 0 < m < 1.

For 2-wire lines (twisted pair, parallel wire), the resistance per unit length is increased by the skin effect. For closely spaced wires, however, the proximity effect also contributes significantly to a resistance increase. Radiation loss should also be included, but is very difficult to calculate because it depends on the surroundings of the line.

Inductance Per Unit Length, L. It can be shown\*\* that, as the frequency is increased, the skin effect, proximity effect, and radiation loss effect cause a reduction in the effective per-unit-length self-inductance of the line.

Capacitance Per Unit Length, C. This depends primarily on the dielectric constant of the insulating medium and conductor geometry. This term is constant over a wide range of frequencies for most dielectrics (Teffon®, Polyethylene). For Polyvinylchloride (PVC) insulation, the relative dielectric constant shows a decrease as frequency increases ( $\epsilon_\Gamma \approx 4.7$  @ 1 kHz,  $\epsilon_\Gamma \approx 2.9$  @ 100 MHz). The capacitance per unit length, therefore, will show a decrease corresponding with increasing frequency for PVC insulation and little change for most other dielectrics.

Conductance Per Unit Length, G. Because resistance per unit length usually has a much greater magnitude, this value is negligible. When this term cannot be neglected, it is represented as

$$G = \omega C tan \phi$$
 (3)

where C is capacitance per unit length,  $\omega$  is the angular frequency (= 2  $\pi$ /) and tan  $\phi$  is a dielectric material coefficient. The angle  $\phi$  is called the dielectric loss angle. This angle is usually quite small (< 0.005 radians) for the majority of dielectrics up to several hundred megahertz.

## VARIATIONS IN $Z_0$ , $\alpha(\omega)$ , $\omega$ at the trip griffaments merity and PROPAGATION VELOCITY of access motion for

The variations in the primary line parameters as a function of frequency shown by *Figure 2* have a profound influence on the three secondary line parameters of characteristic impedance, attenuation, and velocity of propagation.


In the expression for the characteristic impedance of a line,


$$Z_0 = \sqrt{\frac{R + j\omega L}{G + j\omega C}}$$

at low frequencies,  $j\omega L$  is small compared to R, and G is small compared to  $j\omega C$ . So the characteristic impedance is  $\sqrt{R/j\omega C}$ . At high frequencies, the increase in R is overshadowed by  $j\omega L$  even though L is being reduced. With G still much smaller than  $j\omega C$ , the characteristic impedance is almost a pure resistance  $R_0 = \sqrt{L/C}$ . The behavior of the characteristic impedance as a function of frequency ( $Z_0 = R_0 - |X_0|$ ) is shown in Figure 3.

FIGURE 1. Current Distributions Across and Conductor for Several Frequencies







**FIGURE 2. Variations in Primary Parameters** as a Function of Frequency (22 AWG Polyethylene Insulated Twisted Pair)





FIGURE 3. Typical Variation in Z<sub>0</sub> as a Function of Frequencies

Typical behavior of the line attenuation as a function of frequency is shown in Figure 4. This line attenuation is the real part of the equation

$$\gamma(\omega) = \sqrt{(R + j\omega L) (G + j\omega C)}.$$



TL/F/11338-5

#### FIGURE 4. Attenuation vs Frequency

The change in resistance is the primary contributor to the attenuation increase as a function of frequency. For coaxial cables, this resistance increase is due primarily to the skin effect (RSK = Kfm). The slope of the attenuation curve on a log-log graph (log dB vs log frequency), therefore, is essentially linear and, at the same time, equal to m. For twisted pair and parallel wire lines, proximity effects and radiation losses make the curves less linear, but for high frequencies (over 100 kHz), the attenuation expressed in nepers per unit length is approximated by infinite number of separate states or a continuous range of


choices. The digital line 
$$\frac{1}{2} + \frac{1}{2} = \frac{1}{2} + \frac{1}{2}$$

The R term is, of course, the sum of the dc resistance, plus the incremental resistance due to skin, proximity and radiation loss effects. This R term usually varies as follows.

where 0.6 ≤ m < 1.0 to the magnetine and the analishid moo

The signal velocity propagation  $(v = \omega/\beta)$  is given by the imaginary part of the propagation constant y. As shown in AN-807, v is a constant given by  $v = \sqrt{LC}$  for lossless lines. For real lines, this value is approached at high frequencies. At low frequencies, however, (when  $\omega$  is small compared to R/L or G/C), then  $v_{LF} \cong (C/2) \sqrt{R/G}$  and the velocity is reduced. The propagation velocity as a function of frequency is shown in Figure 5. This variation in signal velocity as a function of signal frequency is dispersion which was previously discussed. One online carget to lancement fill work

The signal at a point down the line represents the sum of that original signal's Fourier spectrum. Because both the attenuation and propagation velocity of these Fourier components increase with frequency, the resultant signal shape at that point down the line depends greatly on the winners of the race to get to that point. The high frequency components, with their faster propagation velocities, arrive first, but the increased attenuation minimizes their effect. The low frequency signals arrive later, but the reduced attenuation allows them a greater influence on the resultant signal. In general, the output signal from the line should show a relatively fast rise up to some signal value (20% to 50% of the final value). This is due to arrival of the high frequency components, followed by a more leisurely rise to the final value as the slower, low frequency components arrive.



TL/F/11338-6

FIGURE 5. Propagation Velocity vs Frequency

## SIGNAL QUALITY-TERMS si equateien ni egasho enT

Before the concepts presented in the previous sections can be used to answer the "how far—how fast" question, some familiarity with the terms describing data and signal quality is necessary.

The primary objective of data transmission is the transfer of information from one location to another. The information here is digital in nature; i.e., a finite number of separate states or choices. This is in contrast to analog which has an infinite number of separate states or a continuous range of choices. The digital information is binary or two-valued; thus two different, recognizable electrical states/levels are used to symbolize the digital information. A binary symbol is commonly called a binary-digit or bit. A single binary symbol or bit, by itself, can represent only one of two possible things. To represent alphabetic or numeric characters, a group of bits is arranged to provide the necessary number of unique combinations. This arrangement of bits which is then considered an information unit is called a byte. In the same manner that a group of bits can be called a byte, a collection of bytes, considered as a unit, is called a word. Selective arrangement of seven bits will provide 27 (or 128) distinct character combinations (unique bytes). The American Standard Code for Information Interchange (ASCII) is an excellent example of just such an arrangement-upper and lower case alphabetic, zero to nine numeric, punctuation marks, and miscellaneous information-code control functions.

Now with the means for representing information as bits or bytes, and the means for transmission of the bits (symbols) from one location to another (transmission line), the remaining task is to ensure that a particular bit arriving at its destination is interpreted in the proper context. To achieve this, both the sender and receiver of the data must accomplish the five following requirements.


- Agree upon the nominal rate of transmission; or how many bits are to be emitted per second by the sender.
- Agree upon a specified information code providing a oneto-one mapping ratio of information-to-bit pattern and vice versa.
- Establish a particular scheme whereby each bit can be properly positioned within a byte by the receiver of the data (assuming that bit-serial transmission is used).

- Define the protocol (handshaking) sequences necessary to ensure an orderly flow of information.
- Agree to the electrical states representing the logic values of each bit and the particular pulse code to be used.

These are by no means all of the points that must be agreed upon by sender and receiver—but these are probably the most important. Items 2, 3 and 4 are more or less "software" type decisions, because the actual signal flow along the transmission line is usually independent of these decisions. Because items 1 and 5 are much more dependent on the characteristics of line drivers, line receivers, and transmission lines, they are the primary concern here.

Figure 6 represents the components of a typical data transmission system. The information source can be a computer terminal or a digitized transducer output, or any device emitting a stream of bits at the rate of one bit every t<sub>B</sub> seconds. This establishes the information rate of the system at 1/t<sub>R</sub> bits per second. The information source in the figure feeds a source encoder which performs logic operations not only on the data, but also on the associated clock and, perhaps, the past data bits. Thus, the source encoder produces a binary data stream controlling the line driver. The line driver interfaces the source internal logic levels (TTL, CMOS, etc.) with transmission line current/voltage requirements. The transmission line conveys signals produced by the line driver to the line receiver. The line receiver makes a decision on the signal logic state by comparing the received signal to a decision threshold level, and the sink decoder performs logic operations on the binary bit stream recovered by the line receiver. For example, the sink decoder may extract the clock rate from the data or perhaps detect and correct errors in the data. From the optional sink decoder, the recovered binary data passes to the information sink-the destination for the information source data.

Assume for the moment that the source encoder and sink decoder are "transparent"; that is, they will not modify the binary data presented to them in any way. Line driver signals, then, have the same timing as the original bit stream. The data source emits a new bit every t<sub>B</sub> seconds. The pulse code produced by the source encoder and line driver is called Non-Return to Zero (NRZ), a very common signal in TTL logic systems. A sample bit pattern with its NRZ representation is shown in Figure 7a. The arrows at the top represent the ideal instants, or the times the signal can change state. The term unit interval is used to express the time duration of the shortest signaling element. The shortest signaling element for NRZ data is one bit time t<sub>B</sub>, so the unit interval for NRZ data is also t<sub>B</sub>. The rate at which the signal changes is the modulation rate (or signaling speed), and baud is the unit of modulation rate. A modulation rate of one baud corresponds to the transmission of one unit interval per second. Thus the modulation rate, in baud, is just the reciprocal of the time for one unit interval. A unit interval of 20 ms, therefore, means the signaling speed is 50 baud. The reason for differentiating between the information rate in bits per second (bps) and the modulation rate in baud will be clarified after examining some of the other pulse codes later in this application note. LA SWOTA ni nworks at voneuo



NRZ data should always be accompanied by a clock signal, Figure 7b, which tells the receiver when to sample the data signal and thus determine the current logic state. For the example in Figure 7b, the falling edge of the clock corresponds to the middle of the data bits, so it could be used to transfer the line receiver data output into a binary latch. The falling edge of the clock is thus the sampling instant for the data. The line receiver does have a decision threshold or slicing point so that voltages above that threshold level produce one logic state output, while voltages below the threshold produce the other logic state at the receiver output. The receiver may incorporate positive feedback to produce hysteresis in its transfer function. This reduces the possibility of oscillation in response to slow rise or fall time signals applied to the receiver inputs.

Previously in this application note, it was stated that the fast rise and fall times of signals, corresponding to the transisions between data bits, are rounded out and slowed down by a real transmission line. Each transition of the signal applied to the line by the line driver is transformed to a rounded out transition by the dispersion and attenuation of the transmission line. The resultant signal at the load end of the line consists of the superposition of these transformed transitions. The waves arriving at the load end of the line are shown in Figure 7c and their superposition is shown in Figure 7d. It is assumed that the line is terminated in its characteristic resistance so that reflections are not present. The receiver threshold level is shown here, superimposed on the resultant load signal, and the re-converted data output of the line receiver is shown in Figure 7e along with the ideal instants for the data transitions (tick marks).


Comparing the original data (Figure 7a) to the recovered data (Figure 7e) shows that the actual recovered data transitions may be displaced from their ideal instants (tic marks on Figure 7e). This time displacement of the transitions is due to a new wave arriving at the receiver site before the previous wave has reached its final value. Since the wave representing a previous data bit is interfering with the wave representing the present data bit, this phenomenon is called intersymbol interference (in telegraphy it is called characteristic distortion). The intersymbol interference can be reduced to zero by making the unit interval of the data signal quite long in comparison to the rise/fall time of the signal at the receiver site. This can be accomplished by either reducing the modulation rate for a given line length, or by reducing the line length for a given modulation rate.

Signal quality is concerned with the variance between the ideal instants of the original data signal and the actual transition times for the recovered data signal.

For synchronous signaling, such as NRZ data, the *isochro*nous distortion of the recovered data is the ratio of the unit interval to the maximum measured difference irrespective of sign between the actual and theoretical significant instants. The isochronous distortion is, then, the peak-to-peak time jitter of the data signal expressed as a percentage of the unit interval. A 25% isochronous distortion means that the peak-to-peak time jitter of the transition is 0.25 unit interval (max).

Another type of received-signal time distortion can occur if the decision threshold point is misplaced from its optimum value. If the receiver threshold is shifted up toward the *One signal level*, then the time duration of the One bits shortens with respect to the duration of the *Zero bits*, and vice versa. This is called *bias distortion* in telegraphy and can be due to receiver threshold offset (bias) and/or asymmetrical output levels of the driver. These effects are shown in *Figure 8*.

Bias distortion and characteristic distortion (intersymbol interference) together are called systemic distortion, because their magnitudes are determined by characteristics within the data transmission system. Another variety of time distortion is called *fortuitous distortion* and is due to factors outside the data transmission system such as noise and crosstalk, which may occur randomly with respect to the signal timing.



NRZ data should always be accompanied by a chandistration as Bias Distortion by a chandistration of the state and a should always be accompanied by a

rise and fall times of signals, corresponding to the transistons between data bits, are rounded out and slowed down
by a real transmission line. Each transition of the signal appiled to the line by the line driver is transformed to a roundtransmission fine. The resultant signal at the load and of the
transmission line. The resultant signal at the load and of the
line consists of the superposition of these transformed transitions. The waves arriving at the load and of the line as
shown in Figure 7c and their superposition is shown in
shown in Figure 7c and their superposition is shown in
characteristic resistance so that reflections are not present.
The receiver threshold level is shown here, superimposed
on the resultant load signal, and the re-converted data output of the line receiver is shown in Figure 7e along with the
linear linearity for the data transitions (lick marks).

Figure 7b, which tells the receiver when to sample the data signal and thus determine the current logic state. For the example in Figure 7b, the falling edge of the clock corresponds to the middle of the data bits, so it could be used to transfer the line receiver data output into a binery latch. The talling edge of the clock is thus the campling instant for the data. The line receiver does have a decision threshold or the slicing point so that voltages above that threshold level produce one logic state output, while voltages below the threshold produce the other logic state at the receiver outduce hysteries in its transfer function. This reduces the doce hysteries in its transfer function. This reduces the consolidation in response to slow rise or fall time

#### SIGNAL QUALITY MEASUREMENT—THE EYE PATTERN


To examine the relative effects of intersymbol interference on random NRZ data and a "dotting"\* pattern, see Figure 9. The top two waveforms represent the NRZ data and dotting pattern as outputs into two identical long transmission lines. The middle two traces illustrate the resultant signals at the line outputs and the bottom two traces show the data output of the line receivers. The respective thresholds are shown as dotted lines on the middle two traces. The arrows indicate the ideal instants for both data and dotting signals.

Notice that the dotting signal (D) is symmetrical, i.e., every One is preceded by a Zero and vice versa, while the NRZ data is random. The resultant dotting signal out of the line is also symmetrical. Because, in this case, the dotting halfcycle time is less than the rise/fall time of the line, the resultant signal out of the line (E) is a partial response—it never reaches its final level before changing. The dotting signal, due to its symmetry, does not show intersymbol in-

\*The term dotting pattern is from telegraphy and means an alternating sequence of 1 bits and 0 bits (the "dot dot dot" etc). Note that an NRZ dotting pattern generates a signal which has a 50% duty cycle and a frequency of 1/2 t<sub>B</sub> (Hz).

terference in the same way that a random NRZ signal does. The intersymbol interference in the dotting signal shows up as a uniform displacement of the transitions as shown in Figure 9f. The NRZ data shows intersymbol interference, in its worst light, due to its unpredictable bit sequence. Thus, whenever feasibility of a data transmission system is to be tested, a random data sequence should be used. This is because a symmetrical dotting pattern or clock signal cannot always show the effects of possible intersymbol interference. HOITIZMAST

A very effective method of measuring time distortion through a data transmission system is based on the eve pattern. The eye pattern, displayed on an oscilloscope, is simply the superposition-over one unit interval-of all the Zero-to-One and One-to-Zero transitions, each preceded and followed by various combinations of One and Zero, and also constant One and Zero levels. The name eye pattern comes from the resemblance of the open pattern center to an eye. The diagramatic construction of an eye pattern is shown in Figure 10. The data sequence can be generated by a pseudo-random sequence generator (PRSG), which is a digital shift register with feedback connected to produce a maximum length sequence.



does grisslaupe griss merFIGURE 9. Comparison of NRZ Random Data and "Dotting" Signals eye ent to consider the process of the

resistance of a transmission line. The 2500 printed circuit-

trace above or below the receiver intreshold level at the





FIGURE 11. Bench Set-Up to Measure Data Signal Quality

Several features of the eye pattern make it a useful tool for measuring data signal quality. Figure 13 shows a typical binary eye pattern for NRZ data. The spread of traces crossing the receiver threshold level (dotted line) is a direct measure of the peak-to-peak transition jitter-isochronous distortion in a synchronous system—of the data signal. The rise and fall time of the signal can be conveniently measured by using the built-in 0% and 100% references produced by long strings of Zeros and Ones. The height of the trace above or below the receiver threshold level at the sampling instant is the noise margin of the system. If no clear transition-free space in the eye pattern exists, the eye is closed. This indicates that error-free data transmission is not possible at the data rate and line length with that particular transmission line without resorting to equalizing techniques. In some extreme cases, error-free data recovery

may not be possible even when using equalizing techniques.

The eye pattern can also be used to find the characteristic resistance of a transmission line. The 250 $\Omega$  printed circuit-type potentiometer termination resistor (Figure 11) can be adjusted to yield the minimum overshoot and undershoot of the data signal. Figure 14 shows the NRZ data eye patterns for R<sub>T</sub> > R<sub>O</sub>, R<sub>T</sub> = R<sub>O</sub> and R<sub>T</sub> < R<sub>O</sub>. The 100% and 0% reference levels are again provided by long strings of Ones and Zeros, and any overshoot or undershoot is easily discernible. The termination resistor is adjusted so that the eye pattern transitions exhibit the minimum perturbations (Figure 13b). The resistor is then removed from the transmission line, and its measured value is the characteristic resistance of the line.



2100 ft—Terminated 24 AWG Twisted Pair Cable—PVC Insulation

FIGURE 12. NRZ Data Eye Pattern




FIGURE 13. Using Eve Pattern to Determine Characteristic Resistance of Line

By using the eve pattern to measure signal quality at the load end of a given line, a graph can be constructed showing the tradeoffs in signal quality-peak-to-peak jitter-as a function of line length and modulation rate for a specific pulse code. An example graph for NRZ data is shown in Figure 14. The graph was constructed using eye pattern measurements on a 24 AWG twisted pair line (PVC insulation) driven by a differential voltage source driver (75114/9614) with the line parallel-terminated in its characteristic resistance (96 $\Omega$ ). The oscilloscope plots in

Figure 15 show the typical eve patterns for NRZ data with various amounts of isochronous distortion. The straight lines represent a "best fit" to the actual measurement points. Since the twisted pair line used was not specifically constructed for pulse service, the graph probably represents a reasonably good worst-case condition insofar as signal quality vs line length is concerned. Twisted pair lines with polyethylene or Teflon® insulation have shown better performance at a given length than the polyvinyl chloride insulation, Likewise, larger conductors (20 AWG, 22 AWG) also

TL/F/11338-15






FIGURE 14. Signal Quality as a Function of Line Length and Modulation

provide better performance at a given length. Thus, the graph in *Figure 14* can be used to estimate feasibility of a data transmission system when the actual cable to be used is unavailable for measurement purposes. The arbitrary cutoff of 4000 feet on the graph was due to the observed signal amplitude loss of 6 dBV (½ voltage) of the 24 AWG line at that distance. The cutoff of 10 Mbaud is based on the propagation delays of the typical TTL line drivers and receivers. Field experience has shown that twisted pair transmission systems using TTL drivers and receivers have operated essentially error-free when the line length and modulation rate

Figure 15 show the typical eye patients for NRZ data with vertices amounts of isochronous distortion. The straight lines vertices at a "best fit" to the actual measurement points. Since the twisted pair line used was not specifically constructed for pulse service, the graph probably represents a signal straight vs line length is concerned. Twisted pair lines with polyethylene or Tefford" insulation have shown better performance at a given length than the polyvinyl chloride insulation. Likewise, Israer conductors (20 AWG, 22 AWG) also

are kept to within the recommended operating region shown in *Figure 14*. This has not precluded operation outside this region for some systems, but these systems must be carefully designed with particular attention paid to defining the required characteristics of the line, the driver, and the receiver devices. The use of coaxial cable instead of twisted pair lines almost always yields better performance, i.e., greater modulation rate at a given line length and signal quality. This is because most coaxial cable has a wider bandwidth and reduced attenuation at a given length than twisted pair line (one notable exception is RG 174/U cable).

TL/F/11338-17

By using the eye pattern to measure signal quality at the load end of a given line, a graph can be constructed shown in the tradeoffs in signal quality—peak-to-peak jitter—as a function of line length and modulation rate for a specific putse code. An example graph for NRZ data is shown in Figure 14. The graph was constructed using eye pattern measurements on a 24 AWG twisted pair line (PVC insulation) driven by a differential voltage source driver (75114/9614) with the line parallel-terminated in its characteristic resistance (96th). The oscilloscope plots in




FIGURE 15. Eye Patterns for NRZ Data Corresponding to Various Peak-to-Peak Transition Jitter

It should be remembered that, in some ways, the eye pattern gives the *minimum* peak-to-peak transition jitter for a given line length, type, pulse code, and modulation rate. This is because the eye pattern transition spread is the result of intersymbol interference and reflection effects (if present) and this minimum jitter is only obtainable if the following conditions are met.


- The One and Zero signal levels produced by the line driver are symmetrical, and the line receiver's decision threshold (for NRZ signaling) is set to coincide with the mean of those two levels.
- The line is perfectly terminated in its characteristic resistance to prevent reflections from altering the signal threshold crossings.
  - The time delays through driver and receiver devices for both logic states is symmetrical and there is no relative skew in the delays (difference between t<sub>plh</sub> and t<sub>phl</sub> propagation delays = 0). This is especially important when the device propagation delays become significant fractions of the unit interval for the applicable modulation rate.

If any one of these conditions is not satisfied, the signal quality is reduced (more distortion). The effects of receiver bias or threshold ambiguity and driver offset can be determined by location of the decision threshold(s) on the oscillograph of the eye pattern for that driver/cable modulation rate combination. For eye patterns displaying more than 20% isochronous distortion, the slope of the signal in the transition region is relatively small. Therefore, a small amount of bias results in a large increase in net isochronous distortion. See *Figure 16* for a graphic illustration of this effect. In the interest of conservative design practices, systems should always be designed with less than 5% transition spread in the eye pattern. This allows the detrimental effects due to bias to be minimized, thus simplifying construction of line drivers and receivers.

#### OTHER PULSE CODES AND SIGNAL QUALITY

In the preceding sections, the discussion of signal quality has been centered around the use of NRZ signaling, becuase it represents the simplest and most commonly used pulse code. Other pulse codes have been developed which provide one or more of the following desirable features:

- Compress the overall bandwidth normally required to adequately transmit the signal yet still ensure recovery of the binary data.
- Eliminate the need for a dc response in the transmission medium so that transformer coupling can be used for phantom power distribution on repeated lines. (The elimination of a dc characteristic of the pulse code also allows ac coupling of amplifier circuits).



tions of the unit interval for the applicable modulation


- Provide a clocking scheme within the signal so that no separate clock channel is required for synchronization.
- · Provide built-in error detection.

The following discussion is restricted to the binary class of baseband signals. This simply means that each decision by the line receiver yields one bit of information. The M-ary schemes ( $M \ge 3$ ) can encode more than one bit of information per receiver decision\*, but these schemes are seldom applied to baseband signalling due to the complexities of the driver and receiver circuits (especially for M > 3). M-ary schemes, however, are applied to high speed non-baseband data transmission systems using modems. The price to be paid for the increased bit-packing with multi-level signaling is decreased immunity to noise relative to a binary system. This is because a smaller relative threshold displacement (or amount of noise) is required to produce a signal representing another logic state in the M-ary schemes.

by It can be shown that, for M levels, the information per receiver decision will be S = log<sub>2</sub> M bits/decision. Thus, three levels theoretically yield 1.58 bits; four levels yield 2 bits of information, eight levels yield 3 bits, etc.

In general, the binary class of pulse codes can be grouped into four categories:

- · Non-Return to Zero (NRZ)
- · Return to Zero (RZ)
- Phase Encoded (PE) (sometimes called Split Phase)
- Multi-Level Binary (MLB). (The MLB scheme uses three levels to convey the binary data, but each decision by the line receiver yields only one bit of information.)



TL/F/11338-27

o-Peak Translilon Jitter	orresponding to Various Peak-I	FIGURE 15. Eye Patterns for NRZ Data C	
		= $\frac{t_{tcs}}{t_{ui}} \times 100\%$ are one of that beredmemen	

ance to prevent reflections from altering the signal	tern gives the minimum peak-to-peak transition litter for a
tirreshold crossings.	given line length, type, pulse code, at 0012 odulation th 0001
* 7%0 time dels RAIBrough driver and receiver devices for	5% ID 20% ID anal metted eye on eausped at aid!
1900 logic states is symmetrical and there is no relative	12% ID 12 16 36% ID 10 2 10th making and the three re-

#### FIGURE 16. Receiver Bias Effect on Total Isochronous Distortion

 The One and Zero signal lavois produced by the first driver are symmetrical, and the line receiver's decision threshold (for NFZ signaling) is set to coincide with the trace of three true lavois.

0


A secondary differentiation among the pulse codes in concerned with the algebraic signs of the signal levels. If the signal levels have the same algebraic sign for their voltages (or currents) and differ only in their magnitudes, the signaling is called *unipolar*. A very common example of unipolar signaling is TTL or ECL logic. TTL uses two positive voltages to represent its logic states, while ECL uses two negative voltages for its logic states. The complement of unipolar signaling is *polar* signaling. Here, one logic state is represented by a signal voltage or current having a positive sign and the other logic state is represented by a signal with a negative sign. For binary signals, the magnitude of both signals should be equal, ideally. Their only difference should be in the algebraic signs. This allows the receiver to use ground as its decision thershold reference.

### Non-Return to Zero (NRZ) Pulse Codes

There are three NRZ pulse codes: NRZ-Level (NRZ-L), NRZ-Mark (NRZ-M), and NRZ-Space (NRZ-S), NRZ-L is the same pulse code as previously discussed. In NRZ-L signaling, data is represented by a constant signal level during the bit time interval, with one signal level corresponding to one

logic state, and the other signal level corresponding to the opposite logic state. In NRZ-M or NRZ-S signaling, however, a change in signal level at the start of a bit interval corresponds to one logic state and no change in signal level at the start of a bit interval corresponds to the opposite logic state. For NRZ-M pulse codes, a change in signal level at the start of the bit interval indicates a logic One (Mark), while no change in signal level indicates a logic Zero (Space). NRZ-S is a logical complement to NRZ-M. A change in signal level means a logic Zero and no change means logic One. With NRZ-M and NRZ-S pulse codes, therefore, there is no direct correspondence between signal levels and logic states as there is with NRZ-L signaling. Any of the NRZ pulse codes may, of course, be used in unipolar or polar form. The NRZ codes are shown in Figure 17, along with their generation algorithm\*, signal levels vs time, and their general power density spectrum.

\* The generation algorithm showing the sequence of signal levels on the line, represented by the set  $\{b_n\}$ , is determined by the sequence of input logic states, represented by the set  $\{a_n\}$ . See Bennet<sup>14</sup> for detailed usage of this notation.



The degradation in signal quality caused by intersymbol interference for NRZ-L signaling was discussed earlier. Since the minimum signaling element (unit interval) for all three NRZ pulse codes is equal to t<sub>B</sub>, the previous signal quality discussion for NRZ-L also applies equally to NRZ-M and NRZ-S pulse codes. The following is a capsule summary of the previous discussion on NRZ signal quality.


- When t<sub>B</sub> is less than the 0%-50% rise or fall time of the signal at the line end, the open space in the eye pattern closes, thereby indicating error-free data transmission is unlikely.
- When t<sub>B</sub> is less than the 10%-90% rise or fall time of the line end signal, some intersymbol interference is present and thus, some time jitter in the transitions of the recovered data will be present.

NRZ codes are simple to generate and decode because no precoding or special treatment is required. This simplicity makes them probably the most widely used pulse codes, with NRZ-L the leader by far. NRZ-M has been widely used in digital magnetic recording where it is usually called NRZI for Non-Return to Zero, Invert-on-Ones. In terms of the four desirable features for a pulse code listed at the start of this section, however, non of the NRZ codes are all that great—NRZ codes do possess a strong dc component, and have neither intrinsic clocking, nor error detection features. Even so, their power frequency spectra are used as references for comparison with other pulse codes.

#### Return to Zero (RZ) Pulse Codes

The RZ group of pulse codes are usually simple combinations of NRZL data and its associated single or double frequency clock. By combining the clock with data, all RZ codes possess some intrinsic synchronization feature. Three representative RZ pulse codes are shown in Figure 18. Unipolar RZ is formed by performing a logic AND between the NRZ-L data and its clock. Thus a logic Zero is represented by the absence of a pulse during the bit time interval, and a logic One is represented by a pulse as shown. Pulse Position Modulation (PPM) uses a pulse of tp/4 duration beginning at the start of the bit interval to indicate a logic Zero, and a t<sub>B</sub>/4 pulse beginning at the middle of the bit interval to indicate a logic One. Pulse Duration Modulation (PDM) uses a t<sub>B</sub>/3 duration pulse for a logic Zero and a (2/3) t<sub>B</sub> pulse for a logic One, with the rising edge of both pulses coinciding with the start of the bit interval. PDM with t<sub>B</sub>/4 pulse widths is also used but better results are usually obtained with the t<sub>B</sub>/3, 2 t<sub>B</sub>/3 scheme.

The reason for differentiating between information rate and modulation rate can now be further clarified. Each of the RZ pulse codes in *Figure 18* has the same information rate; i.e.,  $1/t_{\rm B}$  bits per second. Their respective minimum signaling elements (unit intervals) however, are all less than  $t_{\rm B}$  so the *modulation rate* for the RZ pulse code is greater than the *information rate*. Remember that with NRZ signaling, the



unit interval and the bit time interval are equal in duration, so the information rate in bps is equal to the modulation rate in bauds. For isochronous NRZ signaling, the measures bps and baud are both synonymous and interchangeable.

Inspection of unipolar RZ signaling reveals that the unit interval is  $1\!\!/_2$  bit interval ( $t_{ui}=t_B/2$ ). When this unit interval is less than the 0%–50% rise or fall time of the line, the data is likely to be unrecoverable. With a fixed modulation rate, the price paid to include clocking information into unipolar RZ is reduced information rate over that for NRZ signaling. Likewise, for PPM with its unit interval of  $t_B/4$ , the information rate reduces to  $1\!\!/_4$  that of NRZ data under the same conditions. This is because the maximum modulation rate is determined by the 50% rise time of the line which is constant for a given length and type of line. PDM has a unit interval of  $t_B/3$  so, for a given maximum modulation rate, the resulting information rate is  $1\!\!/_3$  that of NRZ data.

The preceding argument should not be taken as strictly correct-since the actual intersymbol interference patterns for the three RZ codes discussed differ somewhat from the pattern with NRZ codes. A random sequence of NRZ data can easily consist of a long sequence of Zeros followed by a single One and then a long sequence of Zeros, so the t50% limit can be accurately applied. Unipolar RZ, in response to the same long data sequence, produces a t<sub>B</sub>/2 pulse, so the t50% argument can be applied here too. With PPM and PDM, the maximum time that the line signal can be in one state is quite reduced from the NRZ case. For PPM, this time is 1.25 t<sub>B</sub> (010 data sequence) while for PDM, it is 0.67 t<sub>B</sub> (see Figure 18). With PPM and PDM, then, the line signal may never reach the final signal levels that it does with NRZ data. So, the PPM and PDM signals have a head start, so to speak, in reaching the threshold crossing of the receiver. Because of the reduced time that PDM and PPM signal levels are allowed to remain at one signal level, their signaling may still operate at a modulation rate slightly above that where the NRZ data shows 100% transition jitter. Even with this slight correction to the previous discussion, the RZ group of pulse codes still sacrifice information rate in return for synchronization. The PPM scheme appears to be a poor trade in this respect, since PDM allows a greater information rate while retaining the self-clocking feature. Unipolar RZ, because it provides no clocking for a logic Zero signal, is not generally as useful as PDM for baseband data transmission. However, unipolar RZ is used in older digital magnetic tape recorders.

Examination of RZ codes shows only one more desirable feature than NRZ codes: clocking. RZ codes still have a dc component in their power density spectrum (*Figure 18*) and their bandwidth is extended (first null at 2/t<sub>B</sub>) over that of NRZ (first null 1/t<sub>B</sub>). RZ codes do not have any intrinsic error detection features.

#### Phase Encoded (PE) Pulse Codes

The PE group of pulse codes uses signal level transitions to carry both binary data and synchronization information. Each of the codes provides at least one signal level transition per bit interval aiding synchronous recovery of the binary data. Simply stated, Biphase-Level (Bl $\phi$ -L) code is binary phase shift keying (PSK) and is the result of an Exclusive-OR logic function performed on the NRZ-L data and its clock; it is further required that the resultant signal be phase coherent (i.e., no glitches). Biphase—Mark (Bi $\phi$ -M) and Biphase-Space (Bi $\phi$ -S) codes are essentially phase coherent, binary frequency shift keying (FSK). In Bi $\phi$ -M, a logic One is represented by a constant level during the bit interval (one-half cycle of the lower frequency 1/(2 t<sub>B</sub>), while a logic Zero

is represented by one-half cycle of the higher frequency  $1/t_B$ . In Bi $\phi$ -S, the logic states are reversed from those in Bi $\phi$ -M. Another way of thinking of Bi $\phi$ -M or Bi $\phi$ -S is as follows.

- Change signal level at the end of each bit interval regardless of the logic state of the data.
- Change signal level at the middle of each bit interval to mean a particular logic state.

In Biφ-M (sometimes call diphase), a mid-bit interval change in signal level indicates a logic One (Mark), while no change indicates a logic Zero. For Biφ-S, no signal level change in the middle of the bit interval means a logic One, while a change means a logic Zero.

In Biφ-L (also called Manchester Code), a positive-going transition at the middle of the bit interval means a logic Zero, while a negative-going transition there indicates a logic One.

The fourth member of the PE family is Delay Modulation (DM)15, 16 sometimes referred to as Miller code. Here logic One is represented by a mid-bit interval signal level change, and a logic Zero is represented by a signal level change at the end of the bit interval if the logic Zero is followed by another logic Zero. If the logic Zero is immediately followed by a logic One, no signal level transition at the end of the first bit interval is used. The waveforms encoding algorithms, and general power density spectra for the PE pulse code family are shown in Figure 19.


\* Delay Modulation<sup>15, 16</sup> has a maximmum of 2 t<sub>B</sub> without a signal level transition.

A brief inspection of the signal waveforms for the three Biphase pulse codes reveals that their minimum signaling element has a duration of one-half bit interval ( $t_{ui}=t_B/2$ ); the longest duration of either signal level is one bit interval. Similarly, DM is seen to have a minimum signaling element of one bit interval ( $t_{ui}=t_B$ ) and the maximum duration of either signal level is two bit intervals (produced by a 101 pattern). Biphase codes should exhibit eye closure (they would not be recoverable without equalization) when  $t_{ui} \leq t_{0\%-50\%}$ . So, a 50% jitter on NRZ signaling approximately corresponds to the Biphase codes non-operation point. Biphase codes, therefore, provide one-half the information rate of NRZ signals at a given maximum modulation rate. This is in exchange for synchronization information and a dc-free spectrum when used in polar form.

DM should have essentially the same intersymbol interference characteristics as NRZ, since the unit interval is the same for both codes. DM may perform slightly better than NRZ, because the maximum duration of either signal level is two bit intervals. Overall, DM is better coding scheme than the Biφ. It does not require as much bandwidth as Biφ and still possesses the desirable dc response and synchronization qualities.

Both Bi $\phi$  and DM are good choices for digital magnetic recording<sup>16</sup>; Bi $\phi$  is widely used in disc memory equipment, and DM is rapidly gaining acceptance where high bit packing densities are desired. Overall scoring, in terms of the four desirable characteristics, shows the PE pulse codes with three primary features; bandwidth compression, no dc, and intrinsic synchronization.

Th Biφ family does not possess any intrinsic error detection scheme. DM does possess the capability of detecting some—but not all—single bit errors. This detection process is accomplished by checking to see if a single level persists longer than two bit intervals, in which case, an error is indicated. DM detection requires two samples per bit interval.




information. These are sometimes called *pseudoternary* codes to distinguish them from true ternary codes wherein each receiver decision can yield 1.58 information bits.

The most straightforward pulse code in the MLB group is polar RZ (Figure 20). Some authors place PRZ in the RZ group, but since PRZ uses three signal levels, it is placed in the MLB group here. A logic One is represented by a positive polarity pulse, and a logic Zero is represented by a negative polarity pulse. Each pulse lasts for one-half bit interval. PRZ has excellent synchronization properties since there is a pulse present during every bit interval.

Bipolar (BP)<sup>17, 18</sup> uses a t<sub>B</sub>/2 duration pulse to signify a logic One, and no pulse during the bit interval to signify a logic Zero. The polarity of the pulses for a logic One is alternated as shown in *Figure 20*. Bipolar coding is also known as Alternate Mark Inversion. BP is widely used in Bell Systems T1-PCM carrier systems as a pulse code transmitted along a regenerative repeated transmission line. Since BP has no dc component, the regenerative repeaters along the

clock circuits in each repeater to remain in synchronization. A scheme called Binary with 6 Zeros Substitution (B6ZS) was developed to replace 6 Zeros with a given signal sequence to offset this loss of synchronization B. Bipolar coding has a limited capability to detect single errors, all odd errors, and certain even error combinations which violate the mark alternation rule. Another scheme called High Density Bipolar with 3 Zeros substitution (HDB-3) replaces four successive Zeros (no pulses) with three Zeros followed by a pulse whose polarity violates the Mark alternation rule 2. Subsequent detection of this pattern (three Zeros and pulse violating the polarity coding rule) causes the receiver to substitute four Zeros for the received 0001 pattern.

In Dicode (DI) $^{20}$ ,  $^{21}$ , a polar pulse (either  $t_{\rm B}$  for DI-NRZ or  $t_{\rm B}/2$  for DI-RZ) is sent for every input data transition. The limiting constraint is that the successive pulses must alternate in sign (*Figure 19*). As in NRZ-M and NRZ-S, the actual polarity of the pulses does not necessarily correspond to



the logic state of the data (a positive pulse may represent either a Zero-to-One or a One-to-Zero transition of the input data). The power spectrum for DI is the same as for BP (no dc component). Bit synchronization for DI can be obtained in the same manner as for BP, but with DI, the number of bits of the same logic state must be controlled in order for the receiver to maintain bit synchronization. DI also has the intrinsic capability of detecting single bit errors (via two successive positive or negative signal levels), all odd, and some even numbers of errors.

Pair Selected Ternary (PST)18, 22 and Modified PST (MPST)22 were proposed to minimize the disadvantages of BP coding: loss of synchronization with long strings of Zeros and timing jitter. PST/MPST maintains the strong features of BP: dc free spectrum, single error detection. To produce PST or MPST, the incoming bits are grouped into pairs, and the signal produced on the line is governed by a coding table. Two modes are also used in the coding table with a change in mode occurring after a certain bit pair is transmitted. The features of PST/MPST thus include:

- No de spectral component, all farti di inicitando pnilimit
- · No loss of synchronization with long strings of Zeros,
- · Intrinsic error detection,
- Simplification of requirements for timing extraction circuits with respect to BP.

MPST coding was developed primarily to speed up the framing process, i.e., selecting which two successive pulses constitute a valid pair, when the probability for a Zero and a One are not equal.

Duobinary<sup>23, 24</sup> is an example of a correlative level coding technique, wherein a correlation exists between successive signal levels. Duobinary uses three signal levels with the middle level corresponding to a logic Zero, and the other two levels corresponding to a logic One. The pseudoternary signal is generated by precoding the input data, which results in constraining the line signal to change only to the neighboring level, i.e., the (+) to (-) and (-) to (+) level changes are not allowed. This precoding process uses controlled intersymbol interference as part of the coding scheme. The benefit is an effective doubling of the bit rate for a given bandwidth and concentration of the power spectrum toward dc (Figure 20). Duobinary has the capability to detect single errors which violate the encoding rules. In terms of bandwidth utilization, Duobinary ranks first among all the binary and MLB codes<sup>20</sup>, but its strong dc component prohibits the use of ac-coupled transmission media. Synchronization properties are similar to NRZ, thus external clocking must be used to recover the data.

#### REFERENCES

- N.S. Nahman and R.L. Wigington; "Transient Analysis of Coaxial Cables Considering Skin Effect", IRE Proceedings, Vol. 45, Feb. 1957, pp. 166–174.
- N.S. Nahman; "A Discussion on the Transient Analysis of Coaxial Cables Considering High Frequency Losses", IRE Transactions on Circuit Theory, Vol. CT-9, No. 2, June 1962, pp. 144–152.
- N.S. Nahman and D.R. Holt; "Transient Analysis of Co-axial Cables Using the Skin Effect Approximation A + B√s", IEEE Transactions on Circuit Theory, Vol. 19, No. 5, Sept. 1972, pp. 443–451.
- N.S. Nahman; "A Note on the Transition (Rise) Time Versus Line Length in Coaxial Cables", *IEEE Transac*tions on Circuit Theory (correspondence), Vol. CT-20, No. 2, Mar. 1973, pp. 165–167.

- 5. R.E. Matick; *Transmission Lines for Digital and Communications Networks*, McGraw Hill, New York, 1969.
- 6. G. Metzger and J.P. Vabre; Transmission Lines with Pulse Excitation, Academic Press, New York, 1969.
- 7. J.T. Kolias; "Interconnection Delays", Digital Design, June 1973, pp. 40-45.
- F. Kirsten; "Pulse Response of Coaxial Cables", Counting Handbook (UCRL 3307 Rev.), CC2-1, Lawrence Radiation Laboratory, Jan. 1959.
- P.C. Magnusson; "Transient Wavefronts on Lossy Transmission Lines—Effect of Source Resistance", IEEE Transactions on Circuit Theory (correspondence), Vol. CT-15, Sept. 1968, pp. 290–292.
- G.L. Turin; "Steady-State and Transient Analysis of Lossy Coaxial Cables", *IRE Proceedings* (correspondence), Vol. 45, June 1957, pp. 878–879.
- A.H.M. Arnold; "Proximity Effect in Solid and Hollow Round Conductors", *Journal IEE* (London), Vol. 88, pt. II, August 1941, pp. 349–359.
- 12. H.B. Dwight; "Proximity Effect in Wires and Thin Tubes", AIEE Transactions, Vol. 42, Sept. 1923, pp. 961–970.
- 13. Standard Wire and Cable Co., Catalog, Third Edition, Mar. 1971, pp. 62–74.
- W.R. Bennet; Introduction to Signal Transmission, McGraw Hill, New York, 1970.
- M. Hecht and A. Guida; "Delay Modulation", Proceedings of IEEE (letters), Vol. 57, No. 1, July 1969; pp. 1314–1316.
- 16. A.E. Whitehouse and L.E.M. Warburton; "Information Coding on Magnetic Drums and Discs", IEE (London), Conference on Computer Science and Technology, 1969, Pub. No. 55, pp. 237–245.
- 17. J.S. Mayo; "Pulse Code Modulation", *Electro-Technology*, Nov. 1962, pp. 88–98.
- Transmission Systems for Communications, Bell Telephone Labs., 4th ed., Feb. 1970, Chapter 27, pp. 626– 638.
- J.V. Martens and E. Brading; "30-Channel Pulse Code Modulation System", *ITT Electrical Communication*, Vol. 48, No. 1 and 2, 1973, pp. 11.69–78.
- R.C. Houts, T.A. Green; "A Comparative Analysis of Digital Baseband Signals", Technical Report 146–102, Communications Systems Group, Bureau of Engineering Research, University of Alabama, June 1972.
- R.C. Houts and T.A. Green; "Comparing Bandwidth Requirements for Binary Baseband Signals", IEEE Transactions on Communication Technology, (correspondence) Vol. COM-21, No. 6, June 1973, pp. 776–781.
- J.M. Sipress; "A New Class of Selected Ternary Pulse Transmission Plans for Digital Transmission Lines", IEEE Transactions on Communication Technology, Vol. 13, No. 3, Sept. 1965, pp. 366–372.
- A. Lender; "The Duobinary Technique for High Speed Data Transmission", *IEEE Transactions on Communica*tion Electronics, No. 66, May 1963, pp. 214–218.
- A. Sekey; "An Analysis of the Duobinary Technique", IEEE Transactions on Communication Technology, Vol. COM-14, No. 2, Apr. 1966, pp. 126–130.
- G.S. Eager (et. al); "Transmission Properties of Polyethylene Insulated Cables at Voice and Carrier Frequencies", AIEE Transactions on Communications Electronics, Nov. 1959, pp. 618–640.

# FAILSAFE Biasing of Differential Buses

National Semiconductor Application Note 847 John Goldie



#### **OVERVIEW**

Multi-Point bus configurations present two potential problems to the system I/O designer that do not commonly occur in Point-to-Point configurations. The two problems that the I/O system designer should take into account are bus contentions and the idle bus state. Bus contention occurs when more than one driver is active at a time during which the state of the bus is undetermined. Contentions may occur either by software or hardware errors. The second problem is an unknown bus state when all drivers are OFF, FAILSAFE biasing solves this problem by biasing the bus to a known state when ALL drivers are in TRI-STATE® (OFF). This application note is devoted to the topic of FAILSAFE biasing of differential buses.

#### INTRODUCTION

FAILSAFE biasing provides a known state when all drivers are in TRI-STATE (Hi-Z, OFF). This is especially important in bus configurations that employ more than one driver (transceiver), and is commonly known as a Multi-Point application (see *Figure 1*).

Electrical Characteristics Standard TIA/EIA-485 specifies that a maximum of 32 unit loads can be connected to a bus. A transceiver (driver/receiver pair) normally represents one unit load (see *Figure 1*). The bus is a half duplex bi-directional bus, (as data can flow in both directions), but only one driver should be active at a time. Termination is required (in most cases), and is only located at the two extreme ends of the bus. Note, that the termination shown on the left of *Figure 1* also provides a FAILSAFE bias.

#### **BUS STATES**

A FAILSAFE biased bus has only two states, HIGH (driven HIGH and FAILSAFE HIGH) and LOW (neglecting the transition region, and bus contentions). The bus can be driven HIGH or LOW by an active driver, or biased to a known state by external pull up and pull down resistors. These resistors provide the FAILSAFE bias, and the termination configuration is also known as a "power termination". The two bus states are shown in *Figure 2*.

In some applications these two states are defined as MARK/SPACE, OFF/ON, or 1/0. The definition of the two states is application dependent. When the signal transitions through the threshold region (±200 mV) the output state of the receiver is undefined. In *Figure 2*, the line is driven LOW, transitions HIGH, then the driver is disabled. The bus however, remains HIGH due to external FAILSAFE biasing.

Without FAILSAFE biasing, the receiver output would be undetermined when all drivers are OFF. The line would settle to only 1 mV–5 mV of each other ( $|V_{OA}-V_{OB}|$ , due to the internal input impedance network of the receiver), which is within the receiver's threshold limits ( $\leq$ 200 mV). If external noise is coupled onto the line, a false transition could occur, causing an error. In an asynchronous application, this false transition could be interpreted as a framing error, false start bit, or cause a false interrupt.





FIGURE 1. Typical Multi-Point Application

TL/F/11497-1






Note: Differential Plot V<sub>OA</sub> - V<sub>OB</sub>, not with respect to GND.

as benitob ets setats owl esent enclassions om FIGURE 2. Bus States in illa neriw etats aud nwominu ne si mel

SERIAL PROTOCOL de inebnegeb noitsoilage el selete A popular format for low speed data transmission is an asynchronous protocol. A typical format is composed of 12 bits. The start bit initiates the timing sequence. This is detected by a transition from HIGH to LOW. Next are eight data bits, followed by an optional parity bit. Lastly, the line is driven HIGH for one or two bits (stop bits), signifying the end of the character. This format is illustrated in Figure 3. If another character is to be sent, the next start bit initiates the whole process all over again. However, if this was the last character, the line should remain HIGH until the next start bit, but the active driver is disabled. This presents a problem in multi-point applications, because between data transmis-

sions all drivers are OFF. With no active drivers, the line is floating, and receiver outputs are undetermined. There are several solutions to this problem. One is through the use of alternate protocols (software), while the other is a hardware fix. The hardware fix uses external resistors to bias the line HIGH, when all drivers are off. The remainder of the application note describes the hardware method and the selection of component values.

In a Point-to-Point application (see Figure 4), the driver is normally always enabled. In this case the bus has only two states, driven HIGH, and driven LOW. FAILSAFE biasing is not needed, unless the drivers's enabling pin is also switched.



The external resistors are selected such that they provide at least a 200 mV (maximum receiver threshold) bias across the line, and not substantially load down the active driver.

In addition, the following guidelines should be met. The pull up resistor (Ra) and the pull down resistor (Rd) should be of equal value. This provides symmetrical loading for the driver. Termination resistor Rb should be selected such that it matches the characteristic impedance (ZO) of the twisted pair cable. If the termination resistor matches the line, Rb = Zo, there will be no reflections. At the other end of the cable, the equivalent resistance of Rc, Ra and Rd should also match the characteristic impedance of the line. In this case Rc is in parallel with Ra plus Rd (Rc//(Ra + Rd)). For this equivalent resistance to be matched to the line Rc must be greater than  $Z_0$ . Rc is typically  $10\Omega-20\Omega$  greater than Zo, but the actual value depends upon the values Ra and Rd. The FAILSAFE bias (Vfsb) is the potential dropped across the line. Note that this equation neglects cable resistance (see appendix), and that Rb is in parallel with Rc (Reg = Rb // Rc). Therefore, the FAILSAFE bias is simply a voltage divider between Reg, Ra, and Rd. The worst case occurs at V<sub>CC</sub> - 5%, Ra and Rd + % tolerance, and Rc and Rb - % tolerance. Under the worst case conditions the FAILSAFE bias must be greater than 200 mV for the receiver output to be in a guaranteed state.




FIGURE 5. External FAILSAFE Bias Resistors

Example calculations for selecting FAILSAFE bias resistors: Note: For this example assume the cable has a characteristic impedance  $(Z_{O})$  of  $120\Omega$ .

Step 1 Assume that Rc and Rb are equal and are selected to match Z<sub>O</sub>.

$$Rc = Rb = Z_O = 120\Omega$$

Step 2 Calculate the equivalent resistance of Rc//Rb. Rc // Rb =  $120\Omega$  //  $120\Omega$  =  $60\Omega$ 

Step 3 Calculate the Pull up and Pull down resistor values knowing that the FAILSAFE bias is 200 mV, and  $V_{\rm CC}=5$ V.

Vfsb =  $V_{CC}$  (Req/(Ra + Req + Rd)) solving for R' (defined as Ra + Rd)

 $R' = ((Req)V_{CC} / Vfsb) - Req$ 

 $R' = ((60\Omega)5V/0.2V) - 60\Omega = 1440\Omega$ 

Since Ra and Rd are equal, Ra = Rd =  $1440\Omega/2 = 720\Omega$ 

Step 4 Recalculate the equivalent resistance of Recalculate the equivalent resistance of Recalculate the Recalculate the equivalent resistance of Recalculate the Recalculate the equivalent resistance of Recalculate the Rec

 $Rc//(Ra + Rd) = 120\Omega//(720\Omega + 720\Omega) = 110\Omega$ 

Since the equivalent resistance is close (within 10%) to the characteristic impedance of the cable (Z<sub>O</sub>), no further adjustment of resistor values is required.

However, for the perfectionist, the matched value of Rc can be calculated by setting the following equation to  $Z_{O}$  and solving for Rc.

$$Z_O = Rc // (Ra + Rd)$$
  
 $\therefore Rc = 131\Omega$ 

Now the equivalent resistance (Req = Rc // Rb) becomes  $131\Omega$  //  $120\Omega$  =  $62\Omega$ , which is very close to the original  $60\Omega$ . Standard value resistors values can be substituted to ease resistor selection, availability, and cost, before recalculating the FAILSAFE bias potential. Using a 5% tolerance table we find the following standard resistor values:

$$Ra = 750\Omega$$
,  $Rb = 120\Omega$ ,  $Rc = 130\Omega$ ,  $Rd = 750\Omega$ 

In order to verify that the selected values meet the criteria the following calculations should be completed:

1. Rc//(Ra + Rd)= $Z_0$ 130 $\Omega$ //(750 $\Omega$ +750 $\Omega$ )=120 $\Omega$ 

2. Req=Rb//Rc

 $120\Omega//130\Omega = 62\Omega$ 


3. Vfsb = V<sub>CC</sub> (Req/(Ra+Req+Rd))

 $5V(62\Omega/(750\Omega + 62\Omega + 750\Omega)) = 200 \text{ mV}$ 

Based on the example shown above, and a twisted pair cable with characteristic impedance of  $120\Omega$ , it has been determined that a  $750\Omega$  pull up and pull down resistor will provide a FAILSAFE bias of 200 mV. This value could be decreased slightly to provide a greater bias (>200 mV), and to meet the worst case power supply and resistor tolerance conditions. However, the value of Ra and Rd should not be reduced too low in order to minimize loading seen by the driver. This example illustrated that the largest values used for the pull up (Ra) and pull down (Rd) resistors should be 750 $\Omega$ . The pull resistors should not be decreased substantially. Because when the driver is active (ON), it is required to develop a minimum of 1.5V across the cable termination. Using low impedance pull resistors further loads down the driver, making the 1.5V differential voltage even more diffiroughly 3 more unit loads. Therefore, 12 kg, seem of thus

Figure 6 illustrates the fully loaded (32 unit loads) TIA/EIA-485 bus with an external FAILSAFE bias network. Note that the FAILSAFE bias (Power Termination) is only located at one end of the bus. The other end employs a single resistor termination. The power termination is commonly located on the Master node of a Master/Slave bus configuration. This assures that the power to the pull up resistor is always on.

Before looking at the driver's load, the receiver's input impedance needs to be modeled to understand its effect upon the driver. The TIA/EIA-485 standard specifies a high receiver input impedance and an Input Voltage vs Input Current curve. An input impedance of  $12~\mathrm{k}\Omega$  or greater is typically required to meet the  $\mathrm{V_{IN}/I_{IN}}$  curve. A common mistake is to model the receiver's input impedance as a differential resistance, which is seen between the input pins. The input resistance is correctly modeled as a series resistor to a voltage reference node (AC ground point). The TIA/EIA-485 standard also allows for 32 unit loads to be connected in parallel. Therefore, the driver could see 32 12 k $\Omega$  resistors in parallel on each line. This is equivalent to a  $375\Omega$  resistor to an internal voltage reference point.



and yet nees pribatel eximinim of the FIGURE 6, Fully Loaded TIA/EIA-485 Bus

The test circuit shown in Figure 7 models the fully loaded TIA/EIA-485 bus. The  $375\Omega$  resistors that model the 32 parallel receiver input impedances, have been changed to  $330\Omega$  for two reasons. First, an active driver would also see 31 Tri-stated driver leakage currents ( $\log 1$ ), which is equivalent to 31 times 100  $\mu A$  or 3.1 mA. This is equivalent to roughly 3 more unit loads. Therefore,  $12~k\Omega$  divided by 35(32~+~3) equals  $342\Omega$ . This value is further reduced to  $330\Omega$  to select standard value resistors. The dashed box represents 32 receiver loads and 31 passive driver leakage

loads. The V<sub>CM</sub> power supply models the maximum ground shifting specified (allowed) by TIA/EIA-485 ( $\pm$ 7V). The differential voltage (VOD), measured across the 62 $\Omega$  load (120 $\Omega//130\Omega$ ), is required to be greater than 1.5V in magnitude by TIA/EIA-485.

Test data taken on three popular National TIA/EIA-485 drivers are shown in Table I. With the common mode voltage varied from -7V to +7V, all of the devices meet the 1.5V minimum differential voltage (VOD column).

Since the equivalent resistance is close (within 10%) to the characteristic impedance of the cable ( $Z_0$ ), no further ad-

justinent of resistor values is required.




FIGURE 7. Full Load Equivalent Test Circuit

٠				
ı	ľ	1	D	1
ı	ľ	4	þ	3

TI /F/11497\_8

DS3695	0	-41.7	+38.4	3.39	or 1.44-A enu	A ee1,95 bneq
Consiste Consission	√7,^	-56.1	+23.5	3.18	1.24	1.94 awol
edatV dR 2	7 1940 (320VA 149	<del>-</del> 13.4	+69.1	3.78	1011.77Fl qU	19 = 2.01 BH
DS96172/4	0	-43.4	+42.4	3.25	1.14	2.11 dR
	18-7	-59.6	+28.0	3.08	0.94	2.14
	+7	-12.0	+70.4	3.47	1.46	2.01
DS96F172/4	0	-49.5	+45.3	3.67	1.33	2.34
	-7	-63.5	+30.6	3.47	1.14	2.33 DA
dei	A-7-Eable Mo	□P -19.2	+74.2	4.00	LSAFITIES POR	A7 = 2.29 day

Note: Current into device pin is defined as positive, current out of device pin is defined as negative, VOD ≥ 1.5V (TIA/EIA-485).

#### **OPEN INPUT FAILSAFE FEATURE**

All of National's TIA/EIA-485 receivers support the *OPEN INPUT FAILSAFE* feature. This feature provides a known state (HIGH) on the receiver output for the following cases, which are illustrated in *Figure 8*. The *OPEN INPUT FAIL-SAFE* feature is integrated into the input stage of the device. Normally high value (typically 120 k $\Omega$ ) bias resistors pull the plus input high, and the minus input low. The value is large enough to properly bias the receiver when the inputs are open (non-terminated).

#### VALID OPEN INPUT CASES:

A. Unterminated Cables—With restrictions on data rate, stub length, and cable length, it is possible to construct an interface without termination resistors. Normally the cable length is very short with respect to the driver's rise time and the reflections that occur die out long before the next transition. For the idle line, the impedance seen acros the receiver input pins is very large (open) and thus the receiver output will be a HIGH state.

B. Unconnected Nodes—In a Multi-Point configuration, up to 32 nodes can be connected to the twisted pair. Termination should only be located at the two extreme ends of the cable. Therefore, if a middle node is disconnected from the cable, the OPEN INPUT FAILSAFE feature will put the receiver output into a stable HIGH state.

C. Unused Channels—If a high integration receiver IC (multichannel) is being used, and all channels are not required, the unused channel(s) inputs can be left as no-connects. The OPEN INPUT FAILSAFE feature will force the unused channel into a stable HIGH state. This prevents the unused channel picking up external noise and oscillating, thereby increasing the power supply current (I<sub>CC</sub>).

In all three cases, the impedance seen across the receiver input pins is very large or open,  $(\infty)$  in contrast to a low impedance termination resistor of  $150\Omega$  or less. For these cases the receiver output will be HIGH. If the termination resistors were connected across the receiver input pins, then the receiver output is undetermined, unless the bus employs FAILSAFE biasing resistors.

#### SUMMARY

External FAILSAFE bias resistors can be used to solve the idle line state problem that commonly occurs in Multi-Point applications using asynchronous protocols. This is a well accepted hardware approach to solving the idle line state problem. In fact many complete INTERFACE standards have accepted this method. Examples include the Differential SCSI-1 and 2 (Small Computer System Interface) specifications, as well as the IPI (Intelligent Peripheral Interface) standard. This application note provides guidance to selecting proper resistor values that will provide an adequate FAILSAFE bias (Vfsb) while minimizing the loading effect on the driver.




FIGURE 8. Applications of OPEN INPUT FAILSAFE Feature

#### **APPENDIX**

A more elaborate calculation that takes into account the DC resistance of the twisted pair cable is provided in this appendix. (See Figure A-1). For this example assume the following:

Ra 10.5 = Pull Up Resistor

= Slave End Cable Termination Resistor

= Master End Cable Termination Resistor

= Pull Down Resistor = Cable DC Resistance

= Cable DC Resistance

Rdcr = Re + Rf

Vfsbm = FAILSAFE Bias Potential @ Master

end of cable ARMAM Var a gov sven

= FAILSAFE Bias Potential @ Slave C. Unused Channels-It a high less selected becaute of

channel) is being used, and all channels are not requibna

1. Ra = Rd for symmetrical loading

2. REQ = Rc//(Ra + Rd)

REQ = (Rc(Ra + Rd))/(Ra + Rc + Rd).

Note A: Assume V<sub>CC</sub> = 5V ± 5%.

Note B: Resistor Tolerance = ±2%.

Note C: Worst Case occurs at V<sub>CC</sub> - 5%, Ra and Rd + 2%, Rb and Rc - 2%.

applications using asynchronous protocols. This is a wellaccepted hardware approach to solving the idle line state

ficetions, as well as the IPI (intelligent Peripheral interface)

Vcc **₹** Ra BALANCED CABLE Rd GND TL/F/11497-9

FIGURE A-1. Cable Model

Mote: Current into device pin le defined as positive, current ouscassion in defined as mag

FAILSAFE Bias at the Master end of the cable is:

$$Vfsbm = \frac{Rc//(Rb + Rdcr)}{Ra + Rd + (Rc//(Rb + Rdcr))}V_{CC}$$


$$Vfsbm = \frac{Rc(Rb + Rdcr)}{(Ra + Rd)(Rc + Rb + Rdcr) + Rc(Rb + Rdcr)}VCC$$


The FAILSAFE Bias at the Slave end is simply a voltage divider between the cable DC resistance and the Slave end termination resistor.

$$Vfsbs = \frac{Rb}{Rb + Rdcr} Vfsbm$$

#### REFERENCES

- 1. EIA Standard EIA RS-485, Standard for Electrical Characteristics of Generators and Receivers, for use in a Balanced Digital Multipoint Systems, EIA, Washington, D.C.,
- 2. EIA Standard EIA RS-422-A, Electrical Characteristics of Balanced Voltage Digital Interface Circuits, EIA, Washington, D.C., 1978. ns (1990) emsl view si anio
- 3. FAILSAFE Lab Notes, Gary Murdock, National Semiconductor, 1987. Inte 4 Matthe at -sebal4 batternoonU .8





# Inter-Operation of the DS14C335 with +5V UARTs

National Semiconductor Application Note 876 John Goldie Joe Vo



This application brief describes the inter-operation between the DS14C335 (+3.3V supply TIA/EIA-232 3 x 5 Driver/Receiver) and a +5V UART. The DS14C335, illustrated in Figure 1, is ideally suited for notebook and laptop computer applications which either employ one uniform +3.3V supply for all internal components or mixed +3.3V and +5V power supplies. In mixed supply applications, the DS14C335 does NOT require a +5V to +3.3V translator device between it and the UART. This application brief describes how this is accomplished.


Figure 2 illustrates a typical application where the DS14C335 provides the interface between the +5V UART

at a Vil (voltage input low), since with a Vil applied both

and the RS-232 port. The drivers provide translation from TTL/CMOS voltage levels on the driver input pins to RS-232 compliant driver output voltage levels (> |5V|), while the receivers accept standard RS-232 input levels and translate them back to TTL/CMOS compatible output voltage levels.

Because this application specifies a +5V UART, care must be taken to consider the characteristics of three pins on the DS14C335. They are the:

DIN Driver Input. Shutdown, ROUT Receiver Output



ates no revine self blood yigmis, office of the FIGURE 1. DS14C335 Functional Diagram





FIGURE 2. Typical Mixed Supply (3V/5V) DTE Application

Let us first examine the input structures of the DIN and SD input pins, as these structures are very similar. The common circuitry is illustrated in Figure 3 and is composed of two input protection diodes (D1 and D2). In addition, a third diode (D3) exists between the V<sub>CC</sub> and V+ pins and is normally reversed biased. Diode D1 is situated between the input (DIN or SD) pin and GND to clamp negative input voltages. Diode D2 is situated between the input pin and the V+ pin. When the DS14C335 is active (ON), the V+ pin is typically greater than +9V. External charge pump capacitor C4, holds 6V of charge, and is referenced to the VCC (+3.3V) pin. This creates a potential of greater than +9V on the V+ pin, and is used to power the driver outputs. The input pins (DIN and SD) present standard input current loading to the driving device (UART) since D1 and D2 remain reversed biased between -0.3V and one diode above the V+ pin potential (typically greater than +9V).

The DS14C335 supports another unique feature that allows the CPU to disable the device to save power when RS-232 communication is not required. The DS14C335 is put into shutdown mode, by asserting the SD pin high. This disables the internal charge pump circuit, the drivers, and also 4 of the 5 receivers, droping I<sub>CC</sub> to typically 1.0  $\mu$ A (10  $\mu$ A maximum).

mum). One receiver remains active to monitor the Ring Indicator (RI) modem control line, to inform the CPU that a call is coming in from a remote site. In the shutdown mode, the charge pump is disabled, and the charge on C4 eventually drops to one diode below VCC, or the input voltage, whichever is greater. If C4 has discharged to one diode below V<sub>CC</sub>, and an input voltage is applied that is greater than V<sub>CC</sub>, C4 will charge up to one diode below that level. However, no DC current flows between the input pin and the +3.3V power supply. The DIN and SD pins still present standard DC loading to the driving logic. Blocking diode D3 prevents a large DC current from flowing between the input pins and the +3.3V supply when the input pin is taken above the device's +3.3V (V<sub>CC</sub>) power supply pin. This is the classical problem that can occur when directly interfacing a +5V device to some +3.3V devices. A minimal amount of noise is coupled onto the V<sub>CC</sub> (+3.3V) supply rail if the driver input pin is switched (0V to 5V) while the DS14C335 is in the shutdown mode. However, the magnitude is small, and power supply bypassing capacitors effectively filter out the noise. To prevent noise from coupling onto the V<sub>CC</sub> rail to begin with, simply hold the driver inputs at a VIL (voltage input low), since with a VIL applied both diodes (D1 and D2) will remain off.






**FIGURE 3. Input Protection Circuitry** 

This unique input structure allows the driver input pins and shutdown pin to accept any standard TTL/CMOS levels regardless of the DS14C335 mode (active or shutdown) or the fact that the DS14C335 is powered from a +3.3V power supply. The input pins (DIN and SD) present standard loading to the driving logic with input voltages ranging from 0V to +5.5V, in magnitude.

The last pin of concern is the receiver output (ROUT) pin. The ROUT pin must have the drive capability to meet standard TTL/CMOS requirements. The ROUT VOH is specified to be greater than 2.4V at 1 mA. This drive capability should meet all standard TTL/CMOS requirements.



voltages can range from -0.5v to greater than 10.5v, thereby enabling the device to be driven by a +5V UART in applications that employ mixed power supplies. The high drive capability of the receiver output meets the requirements of +5V logic levels, or CMOS compliant JEDEC +3.3V levels. These features make the DS14C335 the optimal single chip solution for RS-232 serial ports in +3.3V/+5V or pure +3.3V power supply laptop and notebook computer applications.

The devices are commonly used in computer Input/Dulput cal over-stress, more commonly known as EOS.

solution for providing greater system ESD telerance.

- . The pins most commonly damaged are Driver Output

- · With PolyClamp ESD protection devices installed in the

# Increasing System ESD National Semiconductor Application Note 878 **Tolerance for Line Drivers** and Receivers Used in **RS-232 Interfaces**

John Goldie Greg Krikorian, Electromer



The Data Transmission Applications Group at National Semiconductor investigated field failures of TIA/EIA-232-E (RS-232) DS14C88 Line Drivers and DS14C89A Receivers. The devices are commonly used in computer Input/Output Interfaces, such as a terminal-DTE (Data Terminal Equipment) to modem-DCE (Data Circuit-terminating Equipment) interface. Upon completion of detailed failure analysis on the devices, it was determined that they failed due to electrical over-stress, more commonly known as EOS.

In order to identify the source and type of EOS, a number of DS14C88 and DS14C89A devices were subjected to controlled Electrostatic Discharge-ESD (Electrostatic Discharge) events in the lab using a KeyTek Human Body ESD Simulator, (per IEC801-2 requirements). Additional units were tested with PolyClamp® ESD protection devices to determine their effectiveness and to demonstrate a possible solution for providing greater system ESD tolerance.

The following conclusions have been made as a result of the investigation and bench testing:

- The pins most commonly damaged are Driver Output and Receiver Input. This implies that the EOS is reaching the IC from the "outside world" via the interface cable and connector. Damage was not seen on driver input or receiver output pins.
- . The external source was determined to be an ESD event by matching the failure modes and comparing die photographs of the lab induced failures with the field failures.
- The DS14C88 Line Driver and the DS14C89A Receiver would incur functional failures when subjected to an ESD event below 5,000V without the use of any external ESD protection devices.
- With PolyClamp ESD protection devices installed in the test fixture, all the IC's passed parametric and functional tests at the maximum tested ESD level of 15,000V per IEC 801-2 Specification.

#### INTRODUCTION

The DS14C88 Quad Line Drivers and the DS14C89A Quad Receivers are predominantly used on TIA/EIA-232-E (RS-232) serial interfaces that connect DTE's to DCE's or other DTE's. The driver outputs and receiver inputs are connected to the outside world through: a printed circuit board (PCB) trace, a connector, and a cable. The driver outputs and receiver inputs are exposed to the outside world (i.e., off the PCB). These devices can be damaged by ESD events that can be directly discharged to the connector pin. To prevent damage to the parts external transient voltage suppression (TVS) diodes have been used in the past to clamp transients to levels that the driver outputs and receiver inputs can withstand. This approach requires a board

modification, and a substantial amount of PCB real estate, not to mention cost. This application brief describes a new technology that is available to provide greater ESD system protection without requiring a board modification or any extra PCB real estate. The protection device tested is known as a PolyClamp and is offered by Electromer Corporation. Testing has been conducted on a sample of driver and receiver devices and the remainder of this brief will describe the testing and the results.

#### TEST FIXTURES AND ESD

Special test fixtures were constructed to replicate a PCB environment. The DS14C88's and DS14C89A's were mounted in standard DIP sockets. Driver output and receiver input pins were connected to a protected 9-pin D Shell connector with the PolyClamp product integrated into the connector shell. For testing, the power supply pins V+ and V- of the DS14C88 device and the V<sub>CC</sub> pin for the DS14C89A device were grounded. A single positive and a single negative ESD pulse was air discharged to the connector pin which was connected to a driver output or receiver input depending upon the IC under test. The tests were repeated with the supply pins left open. The ESD pulse applied to the connector pins conforms to the IEC801.2 Standard. The energy storage capacitance is 150 pF, while the discharge resistor is 330Ω. The ESD waveform is shown in Figure 1.




FIGURE 1. Typical Waveform of the Output Current of the ESD Generator


#### **TEST RESULTS**

Ten DS14C88 Quad Line Drivers were tested with the PolyClamp product. After the ESD testing, the parts were retested on the ATE (Automatic Test Equipment) final test program to determine if the device incurred any permanent damage or any degraded parameters. The results determined that the PolyClamp protected devices could withstand ESD pulses up to 15,000V, which was the upper limit of the KeyTek ESD simulator. Without the PolyClamp protected connector the DS14C88's failed functional tests after a 2,000V discharge.

Ten DS14C89A Quad Receivers were tested with the PolyClamp product. After the ESD testing, the parts were retested on the ATE final test program to determine if the device incurred any permanent damage or degraded parameters. Again the results determined that the PolyClamp protected devices could withstand ESD pulses up to 15,000V. Without the PolyClamp protected connector the DS14C89A's failed at 1,000V.

The PolyClamp product provides a high level of ESD protection to line driver and receiver integrated circuits.


Characterization testing of the PolyClamp device shows that it provides a 15V DC clamp for a 15,000V IEC801.2 ESD event (see *Figure 2*). In addition, *Figure 2* shows a typical front edge inductive spike of 100V due to test fixtures and inherent lead inductance which is similar to the performance of TVS diodes. Also, after 860 consecutive ESD pulses the PolyClamp protected connector provides the same level of ESD clamping response (see *Figure 3*). Note that the current limiting resistor  $(330\Omega)$  specified in the IEC test differs from the industry standard Human Body Model (MIL-STD 883C Method 3015), which employs a 1.5 k $\Omega$  resistor. The 1.5 k $\Omega$  resistor proves a greater current limit, thus the IEC model is a more stringent test.



(Source: Electromer Corporation)

TL/F/11789-2

FIGURE 2. PolyClamp TVS Device Response to 15 kV ESD Pulse



(Source: Electromer Corporation)

TL/F/11789-3

#### FIGURE 3. PolyClamp TVS Device Response to 860 Consecutive 15 kV ESD Pulses

#### CONCLUSIONS

With the use of the PolyClamp protected connectors, protection from ESD events can easily be raised to greater than 15,000V. Additional features of the PolyClamp besides its ESD clamping capability include the following:

- Requires no PCB space—by switching the connector to a protected connector, existing PCBs can be upgraded without a PCB redesign. Many different protected connectors are offered including D-Shells and modular jacks.
- No increase in part count—the protected connector provides ESD clamping for all lines in one piece (the connector), compared to TVS diodes that typically uses 1-2 devices per signal line.
- Economical—in both cost and PCB space compared to other solutions.
- Low capacitance—the protected connector presents a 5 pF typical load to the signal line, minimizing signal distortion.

There are many different ways to protect printed circuit boards and their integrated circuits from ESD and EOS events. These include on-chip enhanced ESD protection of the integrated circuits, TVS diodes, and protected connectors, to name a few. Each of these examples has its own merits and limitations. Enhancements to processes and the development of internal ESD protection circuits has raised integrated circuit tolerance from the several hundreds of volts in some cases to the thousands of volts, but at the expense of die size and cost. TVS diodes require additional PCB space compared to the protected connectors. These two points further illustrate the merits that the protected connectors offer. The PolyClamp protected connectors offer an extremely high level of protection, without additional

PCB space, minimizes part count, and provides a new economical solution to increased system level ESD protection. It should also be noted that protection capability is also offered integrated into common I/O connectors such a D-Sub, MJ, DIN, from AMP Corporation and a similar technology is available from other vendors.

#### RECOMMENDATIONS

The following guidelines are recommended to reduce the chance of ESD events damaging the line drivers and receiv-

- a) When installing or removing the cable, power should be turned off at both ends of the system if possible.
- b) Avoid physically touching the connector pins when handling the cable, and wear a ground strap when possible.
- c) The use of built-in system level ESD protection devices can extend the level of ESD tolerance.

With the use of the PolyClamp protected connectors, pro-

- Low capacitance—the protected connector presents a

There are many different ways to protect printed circuit

#### REFERENCE

For additional information on ESD see also:

Reliability and Electrostatic Discharge, Chapter 10, Reliabilitv Handbook, National Semiconductor, 1987

AN-248, Electrostatic Discharge Prevention, CMOS Logic Databook, National Semiconductor, 1988

For additional information on PolyClamp Products contact:


Electromer Corporation W. notestumbe 023 NeTyeX ent to 1047 Elwell Court at befind a 880 to 20 and not senned before

Palo Alto, CA 94303

415-903-7050

415-903-9011 (FAX) GET ON TOTAL ADDRESS OF THE PROPERTY OF THE

PolyClamp protected connector provides the same level of



# A Comparison of **Differential Termination Techniques**

National Semiconductor Application Note 903 Joe Vo



#### INTRODUCTION

Transmission line termination should be an important consideration to the designer who must transmit electrical signals from any point A to any point B. Proper line termination becomes increasingly important as designs migrate towards higher data transfer rates over longer lengths of transmission media. However, the subject of transmission line termination can be somewhat confusing since there are so many ways in which a signal can be terminated. Therefore, the advantages and disadvantages of each termination option are not always obvious.

The purpose of this application note is to remove some of the confusion which may surround signal termination. This discussion, however, will focus attention upon signal termination only as it applies to differential data transmission over twisted pair cable. Common differential signal termination techniques will be presented and the advantages and disadvantages of each will be discussed.

Each discussion will also include a sample waveform generated by a setup consisting of a function generator whose signals are transmitted across a twisted pair cable by a differential line driver and sensed at the far end by a differential line receiver. This application note will specifically address the following differential termination options:

- Unterminated
- Series/Backmatch
- Parallel
- · AC
- · Power (Failsafe)
- Alternate Failsafe
- the signal rise time is more than to langis ent

For the purposes of discussion, popular TIA/EIA-422 drivers and receivers, such as the DS26LS31 and DS26LS32A, will be used to further clarify differential termination.

#### UNTERMINATED

The selection of one termination option over another is oftentimes dictated by the performance requirements of the application. The selection criteria may also hinge upon other factors such as cost. From this cost perspective the option of not terminating the signal is clearly the most cost effective solution. Consider Figure 1, where a DS26LS31 differential driver and a DS26LS32A differential receiver have been connected (using a twisted pair cable) together without a termination element. Because there is no signal termination element, the DS26LS31 driver's worst case load is the DS26LS32A receiver's minimum input resistance.




FIGURE 1. Unterminated Configuration

Since, TIA/EIA-422-A (RS-422) standard defines the DS26LS32A's minimum input resistance to be 4 k $\Omega$ , the driver's worst case load, as seen in Figure 1, is then 4 k $\Omega$ . In the unterminated configuration, the DS26LS31 driver is only required to source a minimal amount of current in order to drive a signal to the receiver. This minimal DC current sourcing requirement in turn minimizes the driver's on chip power dissipation. In addition, the 4 kΩ driver output load results in a higher driver output swing (than if the driver was loaded with  $100\Omega$ ) which in turn increases DC noise margin. This increase in noise margin further diminishes the possibility that system noise will improperly switch the receiver. To be sure that there is no confusion, noise margin is defined as the difference between the minimum driver output swing and the maximum receiver sensitivity. On the other hand, if a receiver was used which complies to TIA/EIA-485 (RS-485), the resulting noise margin would be even greater. This is because the minimum input resistance of an RS-485 receiver must be greater than 12  $k\Omega$  as compared to 4  $k\Omega$  for an RS-422 receiver.

The absence of a termination element at the DS26LS32A's inputs also guarantees that the receiver output is in a known logic state when the transmission line is in the idle or open line state (receiver dependent). This condition is commonly referred to as open input receiver failsafe. This receiver failsafe (Note 1) bias is guaranteed by internal pull up and pull down resistors on the positive and negative receiver inputs, respectively. These pull up and pull down resistors bias the input differential voltage (VID) to a value greater than 200 mV when the line is, for example, idle (un-driven). This bias is significant in that it represents the minimum guaranteed VID required to switch the receiver output into a logic high state.

Note 1: A complete discussion of receiver failsafe can be found in Application Note 847 (AN-847).

There are, however, some disadvantages with an unterminated cable. The most significant effect of unterminated data transmission is the introduction of signal reflections onto the transmission line. Basic transmission line theory states that a signal propagating down a transmission line will be reflected back towards the source if the outbound signal encounters a mismatch in line impedance at the far end. In the case of Figure 1, the mismatch occurs between the characteristic impedance of the twisted pair (typically 100 $\Omega$ ) and the 4 k $\Omega$  input resistance of the DS26LS32A. The result is a signal reflection back towards the driver. This reflection then encounters another impedance mismatch at the driver outputs which in turn generates additional reflections back toward the receiver, and so on. The net result is a number of reflections propagating back and forth between the driver and receiver. These reflections can be observed in Figure 2. h eldso ent neriw to pez latio 000 woled estar



**FIGURE 2. Unterminated Waveforms** 

TL/F/11898-2

The main limitation of unterminated signals can be clearly seen in Figure 2. A positive reflection is generated when the signal encounters the large input resistance of the receiver. These reflections propagate back and forth until a steady state condition is reached after several round trip cable delays. The delay is a function of the cable length and the cable velocity. Figure 2 shows that the reflections settle after three round trips. To limit the effect of these reflections, unterminated signals should only be used in applications with low data rates and short driving distances.

ial voltage (Vin) to a value greater than

The data being transmitted should, therefore, not make any transitions until after this steady state condition has been reached. A low data rate ensures that reflections have sufficient time to settle before the next signal transition. At the same time, a short cable length ensures that the time required for the reflections to settle is kept to a minimum. The low data rate and short cable length dictated by the lack of termination is probably the most significant shortcoming of the unterminated option.

Low speed is generally characterized to be either signalling rates below 200 kbits/sec or when the cable delay (the time required for an electrical signal to transverse the cable) is substantially shorter than the bit width (unit interval) or when

the signal rise time is more than four times the one way propagation delay of the cable (i.e., not a transmission line). As a general rule, if the signal rise time is greater than four times the propagation delay of the cable, the cable is no longer considered a transmission line.

It should be mentioned that most differential data transmission applications provide for some kind of signal termination. This is because most differential applications transmit data at relatively high transfer rates over relatively long distances. In these type of applications, signal termination is critically important. If the application only requires low speed operation over short distances, an unterminated transmission line may be the simplest solution.

#### SERIES TERMINATION

Another termination option is popularly known as either series or backmatch termination, *Figure 3* illustrates this type of termination. The termination resistors, R<sub>S</sub>, are chosen such that their value plus the impedance of the driver's output equal the characteristic impedance of the cable. Now as the driven signal propagates down the transmission line an impedance mismatch is still encountered at the far end of the cable (receiver inputs).

TL/F/11898-3

## FIGURE 3. Series Termination Configuration

However, when that signal propagates back to the driver the reflection is terminated at the driver output. There is only one reflection before the driven signal reaches a steady state condition. How long it takes for the driven signal to reach steady state is still dependent upon the length of cable the signal must traverse. As with the unterminated option the driver power dissipation is still minimized due to the light loading presented by the 4  $\rm k\Omega$  receiver input resistance. The driver loading remains unchanged from the unterminated option. In both cases the driver is effectively loaded with the receiver's input impedance. DC noise margin has again increased and the open input receiver failsafe feature is still supported for idle and open line conditions.

There are three major disadvantages in using series termination. First, the driver output impedances can vary, due to

4.41 us

normal process variations, from one manufacturer to another and from one driver load to another. Should there be a problem which involves replacing line drivers, there is a chance that the designer might have to rework the board in order to ensure that the R<sub>S</sub> matches the new driver's output impedance.

Second, series termination is commonly limited to only point to point applications. Consider the following example. If a second receiver (multidrop application) was located halfway between the driver and receiver at the far end of the cable, the noise margin seen by the middle receiver would change between the incident signal and the reflected signal. Such a problem would not exist in a point to point application where only one receiver is used with one driver.

Third, there is still an impedance mismatch at the receiver inputs. Again, this mismatch is caused by a signal propagating down a  $100\Omega$  cable suddenly encountering a 4 k $\Omega$  receiver input resistance. This impedance mismatch will continue to cause reflections on the transmission line as illustrated in Figure 4.




FIGURE 5. Parallel Termination Waveforms

Notice the reflections which result when the driven signal encounters an impedance mismatch at the receiver input. The reflection propagates back to the driver and is somewhat terminated by the driver's output impedance. The reflected signal is terminated because the combined impedance of the series resistor (Rs) and the driver's output impedance comes close to matching the characteristic impedance of the cable. In contrast with Figure 2's unterminated signal waveform, the waveform seen in Figure 4 is characterized by only one reflection.


In all it will take the signal one round trip cable delay to be reflected back towards the signal source. Since all reflections should be allowed to settle before the next data transition (to maintain data integrity), it is imperative that the round trip cable delay be kept much less than the time unit interval (TUI-defined to be the minimum bit width or the "distance" between signal transitions). In other words, series termination should be limited to applications where the cable lengths are short (to minimize round trip cable delays) and the data rate is low (to maximize the TUI). And to a lesser degree, the series termination option may not be the ideal choice from a cost perspective in that it requires two additional external components.

#### **PARALLEL TERMINATION**

Parallel termination is arguably one of the most prevalent termination schemes today. In contrast to the series termination option, parallel termination employs a resistor across the differential lines at the far (receiver) end of the transmission line to eliminate all reflections. See Figure 5.

FIGURE 5. Parallel Termination Configuration

Eliminating all reflections requires that RT be selected to match the characteristic impedance (ZO) of the transmission line. As a general rule, however, it is usually better to select R<sub>T</sub> such that it is slightly greater than Z<sub>O</sub>. Over-termination tends to be more desirable than under-termination since over-termination has been observed to improve signal quality. R<sub>T</sub> is typically chosen to be equal to Z<sub>O</sub>. When overtermination is used R<sub>T</sub> is typically chosen to be up to 10% larger than Zo. The elimination of reflections permits higher data rates over longer cable lengths. Keep in mind, however, that there is an inverse relationship between data rate and cable length. That is, the higher the data rate the shorter the cable and conversely the lower the data rate the longer the cable. Higher data rates and longer cable lengths translate simply into smaller TUI's and longer cable delays. Unlike series termination where high data rates and long cable lengths can negatively impact data integrity, parallel termination can effectively remove all reflections; thereby removing all concerns about reflections interfering with data transitions. See Figure 6.



**FIGURE 6. Parallel Termination Waveforms** 

TL/F/11898-6

As seen in *Figure 6* both driver output and receiver input signals are free of reflections. Such results make parallel termination optimal for use in either high speed (10 Mb/s), or long cable length (up to 4000 feet), applications.

Another benefit the parallel termination provides is that both point to point and multidrop applications are supported. Recall that multidrop is defined as a distribution system composed of one driver and up to ten receivers spread out along the cable as defined in the TIA/EIA-422 standard. The parallel termination is located at the far end (opposite the driver) of the cable and effectively terminates the signal at that location, preventing reflections.

There are also disadvantages to parallel termination. Let's examine these disadvantages as they pertain to multidrop configurations. An intrinsic assumption to multidrop operation is that stub lengths, as measured by "II" in *Figure 5*, are minimized. Despite the fact that all receivers are effectively terminated with  $R_{\rm T}$ , long stub lengths will once again reintroduce impedance mis-matches and reflections. So while parallel termination may remove reflections and permit multidrop configurations, it does place a restriction upon the stub lengths associated with these other receivers. Typically stubs should be kept to less that  $1/\!\!/_4$  of the drivers rise time in length to minimize transmission line effects, and reflections.

TIA/EIA-422-A standard does recommend a  $100\Omega$  resistor to be used when the differential line is parallel terminated. Therefore, applications which use a TIA/EIA-422-A driver such as the DS26LS31 or DS26C31 are commonly terminated with  $100\Omega$  at the far end of the twisted pair cable. While the  $100\Omega$  parallel termination eliminates all reflections, the power dissipated by the driver will increase substantially with the addition of this resistor. This increased driver power dissipation is a major disadvantage of parallel termination. The absence of this termination resistor keeps driver power dissipation low for unterminated and series terminated drivers and is a major advantage of these two termination options.

Noise margin will also decrease with parallel termination. The relatively light loading (4  $k\Omega$ ) of unterminated and series terminated drivers led to larger driver output swings. The heavier driver load (typically 100 $\Omega$ ) brought on by parallel termination reduces the driver's output signal swing. However, even with this reduction, there is ample noise margin left to ensure that the receiver does not improperly switch.

Recall the discussion earlier about receiver failsafe with the unterminated and series options. In both cases, open input receiver failsafe operation was guaranteed because of internal circuitry (receiver dependent) which biases the differential input voltage ( $V_{\rm ID}$ ) to a value greater than its differential threshold. Since the resulting bias voltage at the receivers inputs ( $V_{\rm ID}$ ), is greater than  $\pm 200$  mV, the output of the DS26LS32A receiver remains in a stable HIGH state. Unlike unterminated and series options, parallel termination cannot support open input receiver failsafe when the transmission line is in the idle state. This shortcoming of parallel termination is discussed in much greater detail later in the section which describes power and alternate failsafe termination (see AN-847 for more of information on failsafe biasing differential buses).

FIGURE 9. Power Termination Conflouration

#### AC TERMINATION

The effectiveness of parallel termination is oftentimes countered by increased driver power dissipation and receiver failsafe concerns. The DC loop current required by the termination resistor, R<sub>T</sub> (see *Figure 5*), is often too large in order to be useful for power conscious applications or for seldomly switched control lines. In asynchronous applications, parallel termination's is not able to guarantee receiver failsafe during idle bus states which in turn makes the system susceptible to errors such as false start bits and framing errors. The primary reason for the AC termination, however, grew out of the need for effective transmission line termination with minimal DC loop current.

A representation of an AC terminated differential line is shown in Figure 7.



**FIGURE 7. AC Termination Configuration** 

The value of  $R_T$  generally ranges from  $100\Omega-150\Omega$  (cable  $Z_O$  dependent) and is selected to match the characteristic impedance ( $Z_O$ ) of the cable.  $C_T$ , on the other hand, is selected to be equal to the round trip delay of the cable divided by the cable's  $Z_O$ .

EQ1:  $C_T \le \text{(Cable round trip delay)} / Z_O$ 

For this example:

Cable Length = 100 feet

Velocity = 1.7 ns/foot

Char. Impedance =  $100\Omega$ 

Therefore,

 $C_T \le (100 \text{ ft} \times 2 \times 1.7 \text{ ns/ft})/100\Omega \text{ or } \le 3,400 \text{ pF}.$ 

Further, the resulting  $R_{\rm C}$  time constant should be less than or equal to 10% of the unit interval (TUI). In the example provided the maximum switching rate therefore should be less than 300 kHz. This termination should now behave like a parallel termination during transitions, but yield the expanded noise margins during steady state conditions. See Figure 8.

Figure 8 illustrates the tradeoff between parallel terminated and unterminated signals. There are no major reflections and driver power dissipation is reduced at the expense of a low pass filtering effect which essentially limits the application of AC termination to low speed control lines. Note that the frequency of the driven signal in Figure 8 is 300 kHz whereas it was 500 kHz for the other plots. This was done to maintain the ratio between bit time and the R<sub>C</sub> time constant. The draft revision of RS-422-A will include AC termination as an alternative to parallel termination.

8




FIGURE 8. AC Termination Waveforms equality 100Ω or ≤ 3,400 pF. FIGURE 8. AC Termination Waveforms


The waveforms in Figure 8 should be viewed together with the following brief explanation of how AC termination works. When the driven signal transitions from one logic state to another, the capacitor CT behaves as a short circuit and consequently, the load presented to the driver is essentially RT. However, once the driven signal reaches its intended levels, either a logic HIGH or logic LOW, CT will behave as an open circuit. DC loop current is now blocked. The driver power dissipation will then decrease. The load presented to the driver also decreases. This is due to the fact that the driver is now loaded with a large receiver input resistance typically greater than 4 k $\Omega$ ; versus the typical R<sub>T</sub> of 100 $\Omega$ - $120\Omega$ . This reduced loading condition increases the signal swing of the driver and results in increased noise margin. The idle bus state also forces C<sub>T</sub> into the open circuit mode. Once this takes place, the receiver's internal pull up and pull down resistors will bias the output into a known state. Therefore, besides minimizing DC loop current, preventing line reflections, and increasing noise margin, AC termination also supports open input receiver failsafe.

As with all the previously discussed termination options, there are disadvantages in using AC termination. AC termination introduces a low pass filtering effect on the driven signal which tends to limit the maximum data rate of the application. This data rate limitation is the result of the impact that R<sub>T</sub> and C<sub>T</sub>, together, have upon the driven signal's rise time. How much the data rate is limited is dependent upon the selection of R<sub>T</sub> and C<sub>T</sub>. Long R<sub>C</sub> time constants

will have a greater impact upon the driven signal's maximum data rate, and vice versa. Because of of these data rate limitations, the transmission lines best suited for AC termination are typically low speed control lines where level sensitivity is desired over edge sensitivity. Finally, the part count required by AC termination can put it at a disadvantage in cost conscious applications. I and farll arruene of the nigram

#### **POWER TERMINATION**

Recall that AC termination is intended primarily to eliminate the large DC loop current inherent in parallel termination. The power termination, on the other hand, addresses parallel termination's inability to support receiver failsafe during the idle bus state. See Figure 9 for an illustration of a transmission line terminated using the power option.



**FIGURE 9. Power Termination Configuration** 

8

The lack of  $R_A$  and  $R_B$ , when the bus is idle, almost assures that the receiver output will not be in a known state. This is due to the insufficient voltage across  $R_T$  (on the order of  $1\,\text{mV}-5\,\text{mV}$ ) as caused by the receiver's internal high value pull up and pull down resistors. The presence of these internal pull up and pull down resistors will guarantee receiver failsafe only for the open input condition. In order to switch the receiver into the logic high state, regardless of whether the bus is open or idle, a minimum of  $\pm 200\,\text{mV}$  (with respect to the inverted receiver input) must be developed across  $R_T$ . The sole purpose, then, of  $R_A$  and  $R_B$  is to establish a voltage divider whereby at least  $\pm 200\,\text{mV}$  will be dropped across  $R_T$ . A complete explanation of selection criteria for resistor values ( $R_A$  and  $R_B$ ) can be found in AN-847.

The addition of external receiver failsafe biasing resistors, however, does pose some concerns. The primary drawback relates to the increased driver loading with the addition of RA and RB. The increased driver loading decreases the driver's output swing and, in turn, reduces the noise margin. Higher driver power dissipation is also symptomatic of the increased driver loading since the driver must source the additional current required by the external failsafe network. One last concern is that the extra cost and subsequent handling of two additional resistors (excluding RT) might outweigh power termination's advantages in some applications.

#### **ALTERNATE-FAILSAFE TERMINATION**

This version of failsafe termination is essentially an extension of power termination. The addition of  $R_C$  and  $R_D$  greatly enhances the receiver's ability to operate in harsher environments. See *Figure 10*.




FIGURE 10. Alternate Failsafe Termination Configuration


The advantages of this failsafe termination point directly to this increased ruggedness. A transmission line terminated using the failsafe option will be able to withstand larger common mode voltages. A careful selection of RC and RD will determine how much more common mode voltage a line can endure. This is because RC and RD act as a voltage dividers between the receivers input resistance. The TIA/ EIA-422-A standard allows for common mode shifting up to 7V in magnitude, however most integrated circuits support absolute maximum rating that exceed the ±7V limit. The DS26LS32A supports a ±25V ABS MAX input rating. Careful selection of resistors can allow common mode voltages in the 35V-45V range on the cable, while still honoring the 25V limit in the receiver input pins. R<sub>C</sub> and R<sub>D</sub> are typically 4.7 k $\Omega$ , while R<sub>A</sub> and R<sub>B</sub> are 47 k $\Omega$ . This provides 9.5 k $\Omega$ between the receiver input pins, and also allows the pull up and pull down resistors to be increased in value to 47 k $\Omega$ . This capability lends itself well to applications, such as factory control and building to building data transmission, where the common mode range can occasionally exceed ±7V.

Failsafe termination also guarantees receiver failsafe for open, idle, as well as shorted line conditions. Of all the terminations options discussed, the failsafe option is the only one for which receiver failsafe can be guaranteed for shorted differential lines. Shorting the differential lines together merely shorts out  $R_T$ . In this short condition, the receiver will still see the series combination of  $R_C$  and  $R_D$  across its inputs. Receiver failsafe can, therefore, still be supported. The short condition just described yields another benefit of failsafe termination. The increased impedance between  $V_{CC}$  and ground, with the addition of  $R_C$  and  $R_D$ , also results in increased fault or short circuit current limiting.

While the addition of  $R_C$  and  $R_D$  improves the transmission line's ability to withstand larger common mode voltages, it might also negatively impact the receiver's sensitivity. Consider, for example, a TIA/EIA-422 receiver. The minimum differential input signal ( $V_{ID}$ ) required to switch the receiver is normally |200~mV|. Depending on the values of  $R_C$  and  $R_D$ , it may be necessary to develop a minimum of  $\pm400~\text{mV}$  across  $R_T$  in order to ensure that there is at least 200 mV across the receiver input terminals. The other significant disadvantage with failsafe termination may be the number of resistors required to implement it. Five resistors per line may prove too costly.

#### **BI-DIRECTIONAL TERMINATION**

The last type of termination which will be discussed is known as bi-directional termination. Figure 11 illustrates a typically multipoint application composed of drivers, receivers, and transceivers. Bi-directional termination is parallel termination carried one step further. Bi-directional termination now permits multiple drivers (multipoint configuration) to be connected to the same twisted pair. With multiple drivers connected to the same twisted pair, data can now be transmitted in two directions. Keep in mind, however, that while data transmission can now take place in two directions, only half duplex transmission is allowed (as defined by TIA/EIA-485 standard). Multiple TIA/EIA-485 drivers cannot simultaneously drive the line since this would result in line contention. It should be mentioned that system timing should be carefully inspected to ensure that line contention does not occur. The advantages in using bi-directional termination are almost identical to those with parallel termination.



TL/F/11898-11

#### FIGURE 11. Bi-Directional Termination Configuration

These advantages include the prevention of signal reflections, and the ability to drive long transmission lines at high data rates. As with parallel termination,  $R_T$  should be selected so that it matches the characteristic impedance ( $Z_O$ ) of the twisted pair cable.

The disadvantages in using parallel termination also extend to bi-directional termination. Receiver failsafe cannot be guaranteed due to the interaction between  $R_T$  and the receiver's open circuit failsafe network. Stub lengths must be minimized and an  $R_T$  must each be placed at both extreme ends of the line in order to minimize transmission line effects. However, when two termination resistors are placed at the far ends of the cable, the effective load of the driver is

TL/F/11898-10

now  $60\Omega$  (since R<sub>T</sub> is typically  $120\Omega$ ). This "doubling" of the driver load, using bidirectional termination, has two effects. First, it places a greater demand upon the driver's ability to source current. As described above, a multipoint driver must be able to source approximately twice the amount of current that is required from a multidrop driver. A driver expected to meet this increased current demand naturally experiences greater power dissipation. And second, noise margin tends to be reduced since the driver's output levels tend to decrease with increased loading. with the addition of Rc an


#### CONCLUSION

The advantages and disadvantages of unterminated lines and those with series, parallel, AC, power, failsafe, and bidirectional terminations were contrasted. It should now be clear that there is no one termination scheme which is suited for all applications. Table I provides a summary of the differential termination options discussed in this application Ro, it may be necessary to develop a minimum of + 400 . ston

TABLE I. Termination Summary

Termination	Signal Ouality	Data Rate	Comments	
Unterminated	Poor	Low	Low Power	
Series	Good	Low	Low Power	
Parallel	Excellent	High	Single Resistor	
ACeoet, staveld	Good	Med.	Ideal for use on control lines	
Power and the	Excellent	High	Failsafe bias for idle	
Alt. Failsafe	Excellent	High	Failsafe for open, shorted, and idle lines	
Bi-Directional nethod enil ni ed bluode pair	Excellent		Ideal for bidirectional half duplex operation	

The termination scheme used will essentially be dictated by the needs of the system. Specifically, the choice of termination will depend upon the system's data transmission requirements.



#### SPECIAL NOTES is allowed and merty and both AR to alos

The waveforms illustrated in this application note were acquired from laboratory testing of TIA/EIA-422 (RS-422) Drivers, and Receivers under the following conditions:

- DS26LS31 Quad Differential Driver
- DS26LS32A Quad Differential Receiver
- Cable = 100', 24AWG,  $100\Omega$ , twp cable of the second (Berk-Tek #520382) mumminus salahan naga arang
- Driver input signal with f = 500 kHz, VIH = 3.0V, VIL = 0V, and resorring eles and TA serves Duty cycle = 50%
- $V_{CC} = 5.0V$
- TA = 25°C

The cable selected for this testing was supplied by Berk-Tek Inc. and represents a typical twisted pair cable commonly used in TIA/EIA-422 applications. Additional information on cables can be obtained from: The beautiful and the second and the

ped across Rr. A complete explanation of

Berk-Tek Inc. on and accuber must be be polive fuction 132 White Oak Road a pale of nother leading to wood years and New Holland, PA 17557 and social published revine bear (717) 354-6200 slist larnetxe erll yd benuper Inenuo Iarroli

The RS-422-A standard was developed by the Technical Recommendation (TR30.2) TIA/EIA committee on DTE-DCE Interfaces. Since publication of the revision A, the EIA (Electronic Industries Association) has aligned with the TIA (Telecommunications Industry Association), and future revisions and new standards carry the TIA/EIA prefix, replacing the familiar "RS" (for Recommended Standard) prefix. Revision "B" of RS-422-A is expected in late 1993, and will become TIA/EIA-422-B.

#### REFERENCES

Transmission Line Characteristics.

B. Fowler, National Semiconductor, Application Note

Data Transmission Lines and Their Characteristics, K. True, National Semiconductor, Application Note AN-806. Reflections: Computations and Waveforms, K. True. National Semiconductor, Application Note AN-807.

FAILSAFE Biasing of Differential Buses,

J. Goldie, National Semiconductor, Application Note

using the fallsale option will be able to withstand larger will determine how much more common mode voltage a line car endure. This is because Ro and Ro act as a voltage dividers between the receivers input resistance. The TIA/

D326LS32A supports a ± 25V ABS MAX input rating. Carein the 35V-45V range on the cable, while still honoring the 25\ limit in the receiver input pins. Ro and Ro are hypically 4.7 kg, while RA and Rg are 47 kg. This provides 9.5 kg between the receiver input pins, and also allows the pull up

where the common mode range can occasionally exceed

# An Introduction to the Differential SCSI Interface

#### OVERVIEW

8 8

This application note is the first in a two part series on the SCSI interface and National's new RS-485 (TIA/EIA-485) hex transceiver. The scope of this application note is to provide an introduction to the SCSI Parallel Interface and insight into the differential option specified by the SCSI standards. This application covers the following topics:

Tighter Skew Specifications

- . The SCSI Interface oned DA neewled consist out
- Why Differential SCSI?
- The SCSI Bus
- SCSI Bus States to begoging a sud ISOS ent.
- SCSI Options: Fast and Wide bloom at notice nA
- The SCSI Termination of selve agont sugripuous
- The DS36BC956 Hex Transceiver
- SCSI Controller Requirements and the National DP8497 SDDC
- Other SCSI Controller Connections
- Summary of SCSI Standards 10-1 agirlo rellow

The companion Application Note (AN-905) focuses on the features of National's new RS-485 hex transceiver. The DS36BC956 specifically designed for use in differential SCSI applications is also optimal for use in other high speed, parallel, multipoint applications.

# THE SCSI INTERFACE contrib bos belone-eignis self

The Small Computer System Interface is an ANSI (American National Standards Institute) interface standard defining a peer to peer generic input/output bus (I/O bus). The intention of the SCSI standard is to provide a fast, multipoint parallel bus that is easily upgradeable and keeps pace with advancing technologies.


National Semiconductorades and one villo Application Note 904 (302) Interesting and John Goldie (302) National Interesting (402) 


The SCSI interface is commonly the interconnect of choice for high performance hard disk drives. Being a generic interface, the SCSI bus is not limited to only one type of peripheral. It is also commonly used to interconnect optical drives, tape drives, disk arrays, scanners, printers, and other targets to a wide range of terminals, computers, and other hosts. It is important to also remember that a SCSI bus is not a point to point bus, but rather a multipoint bus, allowing up to eight different devices to be connected to the same daisy chained cable (SCSI-1 and 2 allows up to eight devices while the proposed SCSI-3 standard will allow up to 32 devices). A typical SCSI bus configuration is shown in Figure 1.

# WHY DIFFERENTIAL SCSI? emphage notismined lange

In comparison to single-ended SCSI, differential SCSI costs more and has additional power and PC board space requirements. However, the gained benefits are well worth the additional IC cost, PCB space, and required power in many applications. Differential SCSI provides the following benefits over single-ended SCSI:

- Reliable High Transfer Rates—easily capable of operating at 10MT/s without special attention to terminations.
- High Noise Rejection—the differential transmission scheme provides excellent common mode rejection over a wide bus voltage range.
- Long Cable Lengths—cables can be as long as 25 meters in length compared to 3 meters or less for single-ended interfaces.
- Superior AC Performance—high performance transceivers with tightly specified and guaranteed AC performance.
- Fault Tolerance—current limiting and thermal shutdown protection integrated into the differential driver design.



And the signal lines is shown in Figure 2.

Figure 1. Typical SCSI Bus Configuration-Multiple Hosts/Multiple Targets commonly the more commonly the start of the

TL/F/11897-1

rate cooled computer room. The differential transmission scheme offers superior noise rejection and signal quality compared to a TTL single-ended bus.

Differential buses are also immune to minor termination problems that commonly plague the single-ended SCSI bus. These problems can, and commonly do have major impact on single-ended system performance. By expanding the cable length beyond 3 meters, by mixing different cable types (impedance), by using different types of termination, or by using the standard passive termination, system throughput may be reduced as great as 50%. Since it has been determined that the original single-ended termination recommended in the SCSI-1 standard does not provide adequate signal termination performance for Fast SCSI, the SCSI-2 and proposed SCSI-3 standards recommend the use of alternate terminations. There are three popular alternatives to the passive resistive terminators. These are the Boulay termination (voltage regulated), Current Regulated Terminations, and the FPT (forced perfect termination). Each has its own merits and limitations, and in fact the FPT offers good performance but is not sanctioned by the standard. Trouble can arise in single-ended SCSI applications when different types of termination are used on the bus. In addition, some SCSI controllers now provide totem pole outputs on the high speed lines (REQ and ACK) to improve the signal quality on those lines on the de-assert edge (active negation in industry jargon). These active negation drivers can become in contention with the alternative termination techniques and cause thermal problems and data corruption. Single-ended SCSI termination have caused much grief, and discussion in the SCSI standard committee.

In contrast Differential SCSI has not encountered the problems that drove the single-ended interface to develop so many alternative terminations. Differential SCSI uses a standard passive resistor termination (described in detail later in this application note). This terminator remains unchanged from the original SCSI-1 standard to the proposed SCSI-3 physical layer.

National's DS36BC956 Low Power BiCMOS HEX Differential Bus Transceiver supports these benefits and features

- Tighter Skew Specifications
- Full Compliance to the RS-485 Standard
- Full Compliance to the SCSI Standard
- Reduction in Package Height and assistant and
- Smaller PCB Footprint

These features make the DS36BC956 the ideal choice for leading edge differential SCSI applications, as it offers a true balance between AC performance, integration and PCB footprint.

#### THE SCSI BUS

The SCSI bus is composed of a minimum of 18 signal lines. An option is provided to add extra bytes to boost system throughput (Mega Bytes per second (MB/s)) if required by the application. The SCSI 1 and 2 standards define two types of electrical characteristics; single-ended and differential.

Single-ended drivers (typically 48 mA open drain drivers) and receivers are commonly integrated onto the SCSI controller chips. For the differential option, external RS-485 transceivers are required. Integrating the differential transceivers onto the SCSI controller is not feasible due to the additional pins required for differential operation, and the additional power dissipation. Additionally the semiconductor processes commonly used for the controllers are not compatible with the special high speed/high voltage breakdown processes used for RS-485 transceivers.


The single-ended and differential modes are exclusive, and can not inter-operate. Of the 18 lines, 9 are data path (data plus parity) and the others are control. The lines are:

- Data Path | sud /uquo \tuqni pheneg reeq of reeq
- DB(7-0,P)-Data Bus
- Control
- REQ-Request
- ACK—Acknowledge
- BSY-Busy
- SEL-Select
- C/D—Control/Data
- I/O-Input/Output
- MSG—Message
- ATN-Attention
- RST-Reset

The SCSI Standard has two types of devices, which are "Initiators" (typically a host computer); and "Targets" (typically drives). Of the 18 lines, 9 are bi-directional, 7 are unidirectional direction, and 2 are wire-ORed. The data bus (DB0-DB7 and DBP) are the bi-directional lines. Three control lines are Initiator to Target only lines; these are the ACK, ATN, and SEL\* lines. Four lines are Target to Initiator only lines; these are the C/D, I/O, REQ, and MSG lines. A pictorial representation of the signal lines is shown in Figure 2.

(\* SEL can also be a wire-ORed line, but is more commonly implemented as a initiator to target line).





Of the 18 lines, two, REQ and ACK, can operate at switching rates up to 10 MHz. They are defined as handshake lines, that in the asynchronous mode, strobe every byte of data. The maximum defined data transfer rate is 10MT/s. This corresponds to a bit width of 100 ns. The data path bits are the second fastest lines on the SCSI bus operating at 10MT/s maximum (5 MHz maximum for a 1-0-1-0 pattern). The other control lines are low speed lines and are level sensitive not edge sensitive. These lines typically only switch between bus states, and a substantial amount of time is provided for settling.

#### SCSI BUS STATES

The SCSI bus has eight different states which are:

- BUS FREE
- ARBITRATION
- SELECTION | Landstone | 22008200 A 380047
- RESELECTION A STABLE GROUP RELIGITATION ISSUED
- COMMAND
- Not all SCSI controllers support the differential moATAO
- STATUS
- MESSAGE

The SCSI bus state is determined by the state of the SEL, BSY, I/O, MSG, and C/D control lines. Initiators are in control of the bus up to the command phase, and targets control the last three information transfer phases. For example when SEL and BSY are both false, the SCSI bus is in a bus free state. s 20002 Texe90\aexa90 ent to statest supinit

#### SCSI OPTIONS: FAST AND WIDE Commoo A .boulong wolled

The FAST option allows for operation at 10MT/s (Mega Transfers per second) compared to the original 5MT/s specified in the original SCSI standard (now commonly referred to as SCSI-1). Single-ended drivers and receivers should be limited to cables less than 3 meters in length and be properly terminated. In contrast, the differential RS-485 transceivers can operate at 10MT/s over 25 meters of cable and due to the differential scheme, offer high noise rejection. The SCSI-2 (draft, 1993) introduced this option to SCSI and has gained wide acceptance.

The WIDE option (also introduced in the SCSI-2 specification) defines extra lines that double or quadruple the system throughput (MB/s). Adding a second byte of data can be accomplished in two different ways. First, one could select the P cable which, with 68 conductors can house both bytes of data and the nine control lines (for a total of 27 lines). The other option specifies two cables (A and B); the A for the first byte and the nine control lines, while the B cable carries the second byte plus an additional REQB and ACKB line (for a total of 29 lines). Since the second option requires two sets of connectors and cables, the P cable has become the more popular of the two, as it saves money and back panel space. The P cable (and Q for Byte 3 and 4) is included in the SCSI-3 Parallel Interface (known as SPI) draft standard, however A and B 50-pin cables are also still allowed. With two bytes of data being transferred, 20MB/s is obtainable. Four bytes achieves a 40MB/s maximum transfer rate. However, the four byte option is not very popular since it again requires two cables (P and Q).

#### THE SCSI TERMINATION

The differential SCSI bus requires line termination at both ends of the cable. Unlike the single-ended SCSI option, only one type of termination is defined. The line is terminated with a 3 resistor network commonly called a power termination. The three resistors are:  $330\Omega$  between the -Signal and the termination voltage (+5V),  $150\Omega$  between the signal pair (-Signal and + Signal), and  $330\Omega$  from +Signal to ground. The equivalent resistance of this network is  $122\Omega$   $(150\Omega$  //  $(330\Omega$  +  $330\Omega))$ , and closely approximates the characteristic impedance  $(Z_0)$  of the defined cable. The termination network is shown in Figure 3.




FIGURE 3. The SCSI Differential Termination

By using this termination reflections are minimized and a failsafe bias is provided. When all drivers are in TRI-STATE® (OFF), the resistors bias the line to approximately -1V differential. The SCSI standard defines this as a FALSE state or not-asserted. The minus sign comes from the fact that the +Signal is less in potential than the -Signal by one volt. It does not imply that the voltage is one volt below ground. A common problem that occurs when installing SCSI networks is employing greater than two termination networks. Devices connected in the middle of the bus should not include (enabled) termination networks. The termination networks should only be located at the extreme ends of the cable. Installing three or more terminations loads down the driver's output signal and reduces or eliminates the noise margin.

## THE DS36BC956 HEX TRANSCEIVER

National's new hex transceiver was designed with SCSI in mind. However, the device is also ideal for IPI (Intelligent Peripheral Interface) and other high speed proprietary parallel buses. The choice of six transceivers was selected to offer a balance between integration, PCB footprint and power dissipation (junction temperature). Since the majority of on-chip power dissipation is a result of the external SCSI defined termination load, six transceivers were selected as the optimal configuration to limit the power dissipation per package. Three devices provide the 18 transceivers required for the standard 1 byte interface. Five devices implement a wide SCSI (2 Byte) interface. The device meets both RS-485 and SCSI standard specifications. The AC parameters on the device are fully characterized under both RS-485 standard loads and SCSI loads. This includes differential propagation delays, skew, TRI-STATE delays, and transition times. The functional diagram of the DS36BC956 is shown lowed. With two bytes of data being tran

fer rate, However, the four byte option is not very popular

since it again requires two cables (P and Q).




FIGURE 4. DS36BC956 Functional Diagram

# SCSI CONTROLLER REQUIREMENTS AND THE DP8497

Not all SCSI controllers support the differential mode. This is due to the fact that the external transceivers require direction control signals. For example the National DP8496 is a SCSI-2 Disk Data Controller (SDDC) which provides on-chip single-ended transceivers that are directly connected to the SCSI bus in single-ended applications. A related device, the DP8497 supports the differential SCSI option. This device provides the necessary output signals to control data flow direction through the external RS-485 transceivers. A unique feature of the DP8496/DP8497 SDDCs are that they are offered in the same footprint and package. The DP8497 direction control pins replace NC (no connect) pins on the

DP8496. This enables a user to upgrade an existing singleended design to differential SCSI by simply swapping the controller and adding three DS36BC956s to the PCB. This provides an excellent upgrade option.

Figure 5 illustrates the interconnection between the DP8497 SCSI-2 Disk Data Controller (SDDC) and three DS36BC956 Hex Differential Bus Transceivers. As discussed in the companion Application Note (AN-905), the low speed SCSI control lines are spread out into each package to reduce and to balance on-chip power dissipation. Note, that in the connection diagram there are three (two minimum) control lines per DS36BC956. And a maximum of four high speed lines. Also, note that REQ and ACK are located in the same package. This is acceptable because REQ and ACK are not driven simultaneously by a SCSI device. REQ is driven by a Target, while ACK is driven by an Initiator. In a Target application (typically a Hard Disk Drive-HDD) the ATN and ACK lines are not driven, they are input signals only (received). These two lines should be located in separate packages for power balancing. RST is another line that is seldom switched. Locating each of these lines in separate packages helps lower the total device power dissipation (since these lines are rarely driven by a Target). Power balancing provides the designer a methodology to gain lower and equalized junction temperature for the transceivers, but at the expense of complexing the PCB layout.

Trade offs of power balancing include stub lengths, trace impedance, and any additional capacitive loading due to via structures. It is also possible to route the SCSI signals through the three DS36BC956s in the same order as the SCSI connector for the easiest PCB layout at the expense of power balancing. In either case the maximum junction temperature of the DS36BC956s will be less than +150°C.

The DP8497 does not require separate driver input (DI) and receiver output (RO) pins for the wire-or SCSI lines (BSY and RST). The DI and RO pins were tied together to form a bidirectional data line (DR), and the separate driver enable (DE) and receiver enable (RE\*) pins were also tied together to implement a direction control line. Other SCSI controllers commonly require access to these lines independently, therefore the signals were pinned out separately. This provides the maximum amount of flexibility for the transceivers to interface to the widest number of SCSI controllers from a wide range of manufacturers.

Depending upon the SCSI controller used, an extra inversion might be required. This is the case of the DP8497 which supports active high outputs. By reversing the roles of the OA and OB bus pins on the DS36BC956, a logical inversion is achieved (Note, compare the termination connections illustrated in Figures 5 and 6).

The common driver enable (CDE1) on the DS36BC956s are ganged together and employ a pull up resistor to +5V. If a single-ended device is connected to the SCSI bus, the differential drivers will be disabled automatically. This occurs since the single-ended bus assigns a GND to the pin assigned to DIFF SENSE (Differential Sense) on the differential bus connector pinout. This assures that a differential device can not be enabled and damage a single-ended device that was inadvertently connected to the bus. The second common driver enable (CDE2) can be used by a local power up reset circuit if desired, otherwise, it should be tied high.

#### OTHER SCSI CONTROLLER CONNECTIONS

Figure 6 illustrates the interconnection between the NCR53C700 SCSI Controller and the three DS36BC956 Hex Differential Bus Transceivers as a second connection example.

Connecting the DS36BC956s to other controllers that support differential SCSI from other vendors is similar to the connection diagrams shown in *Figures 5* and *6*. However, due to the lack of a standard SCSI controller pinout, minor differences may exist between the control (direction) and data pins on the SCSI controller and the TTL/CMOS pins (DR, DI, RO, and enable) on the DS36BC956. But, since the pinout of the DS36BC956 was set with flexibility in mind, a wide variety of different vendor's SCSI controllers are supported. (For more information on the DS36BC956 pinout and enable pins see AN-905).


#### SUMMARY OF SCSI STANDARDS

This application note provides an introduction and brief overview of the differential option for the SCSI parallel interface. The reader is referenced to the standards listed below for complete, current SCSI specifications. Also, a number of SCSI handbooks are available that cover SCSI basics and protocol details written in plain English compared to the more encrypted standards.

Various manufactures reference different version of the SCSI standard. This creates some confusion to new users. The original version of SCSI released in 1986 is commonly referred to as SCSI or SCSI-1. The ANSI committee has created the second edition of SCSI known as SCSI-2, which is currently in industry ballot (1993). This is still a draft standard until balloting is complete. Approval should occur some time in 1993. Work has started on SCSI-3 also. This proposed standard was broken down into many smaller standards to speed up the ballot/approval process. The parallel interface standard is specified in the SPI document (SCSI Parallel Interface). SCSI-3 differs from SCSI-1 and -2 in the fact that it also specifies alternate physical layers. Currently a serial bus based on a proposed IEEE standard (P1394) is being standardized for small form factor drives and also a fiber physical layer. Table I describes some of the major differences in the physical layers in SCSI-1, 2, and 3 standard and draft standards.


**TABLE I. SCSI Standard Comparison** 

Parameter	SCSI-1	SCSI-2	SCSI-3
Maximum Nodes	8	8	8, 16, and 32
Fast SCSI	NO	YES	YES
Wide SCSI	NO	YES	YES
Maximum Transfer Rate	5MT/s	10MT/s	10MT/s
MB/s-1 Byte	5	10	10
MB/s-2 Byte	X	20	20
MB/s-4 Byte	Χ	40	40
Document	X3.131 -1986	X3.131 -199x	SPI draft




8-170





Note: \*NCR53C700 open collector outputs require  $680\Omega$  pull up resistors (not shown)



# Applications and to redmun enough

#### INTRODUCTION

As the popularity of asynchronous serial communication became widely accepted by the industry, the RS-232 standard gained very wide acceptance. The use of this standard is visible in almost all Industrial, Portable, Desktop, Data Acquistion and Test Measurement applications using a serial port for communication. Even though the standard specifies a maximum data rate for RS-232 of 20 kbps, some applications need for higher speed is overwhelming. More and more applications today require at least 120 kbps to support Laplink®, a popular communication software used by Laptop/Desktop computers for fast file transfer between two computers. RS-232 type Drivers and Receivers must also support this higher data rate to be Laplink compatible.

This application note covers the RS-232 circuit functions, an explanation of hardware handshaking, a step by step analysis of the hardware handshaking between a local and remote terminal, and power requirements/dissipation of the DS14C335.

#### RS-232 HANDSHAKING CIRCUITS

In a Terminal (DTE-Data Terminal Equipment) to Modem (DCE-Data Circuit Terminating Equipment) application, as shown in *Figure 1*, commonly only eight dedicated lines are required. Even though the standard defines a 25 pin connection, the de-facto 9 pin connector is very popular. These lines are DCD, RXD, TXD, DTR, DSR, RTS, CTS, RI and GND and are shown in *Figure 2*. Lets take a quick look at these dedicated lines along with their respective functions. Note that ON is defined as a positive voltage and OFF is a negative voltages on the cable.




FIGURE 2. Direction of Flow from DTE/DCE

#### DCD: DATA CARRIER DETECT (DCE TO DTE)


When this circuit is OFF locally, it indicates to the local terminal that the remote DTE has not switched its RTS circuit ON yet and the local terminal can gain control over the carrier line if needed. When this circuit is ON locally, it indicates to the local terminal that the remote modem has received a RTS ON condition from its terminal and the remote DTE is in control over the carrier line.

#### RXD: RECEIVE DATA (DCE TO DTE)

Receive data circuit from modem to DTE.

## TXD: TRANSMIT DATA (DTE TO DCE)

Transmit data circuit from DTE to modem.



modem accept the call unattended. The DTR circuit is OFF, only when the DTE does not want its modem to accept calls from remote locations. This is known as *local mode*.

#### DSR: DATA SET READY (DCE TO DTE)

Both modems switch their DSR circuit ON when a communication path has been established between the two sites (local and remote modem).

#### RTS: REQUEST TO SEND (DTE TO DCE)

When a terminal is ready to transmit data, it switches the RTS circuit ON, indicating to the local modem that it is ready to transmit data. This information also gets passed to the remote modem. The RTS line controls the direction of data transmission. During transmit mode, the line is ON and during receive mode it's OFF.

#### CTS: CLEAR TO SEND (DCE TO DTE)

When CTS swicthes ON, the local modem is ready to receive data from its DTE and the local modem has control over the telephone lines for data transmission.

#### RI: RING INDICATOR (DCE TO DTE) and and bos lev 140

When the modem receives a call, the RI circuit switches ON/OFF in sequence with the phone ringing informing the DTE that a call is coming in. This indicates that a remote modem is requesting a dial-up connection.

RXD: RECEIVE DATA (DCE TO DTE)

#### GND

Ground, signal common.

## HARDWARE HANDSHAKE FLOW

A step by step analysis of handshaking illustrates how each circuit is used to establish communication between a local

- phone number of the remote modem.
- If DTR at remote location is ON, the remote modem's RI turns ON/OFF in sequence with the phone ringing, indicating a call coming in.
- The remote modem returns an answer-back tone to the local modem. Upon detection of this tone, the local modem and the remote modem establishes the on-line connection. At this point both modems switch their DSR pins ON indicating that a connection has been established.
- The local DTE switches RTS ON indicating that it is ready to send data. This signal gets passed on to the remote modems DCD circuit.
- 5. The local modem checks to make sure that local DCD is OFF, which indicates that the remote modem is not in control of the carrier line.
- 6. The local modern then switches CTS ON to the local DTE to inform that it can start sending data. Locally the DCD circuit stays OFF. On the remote modern DCD stays ON. RTS is held ON by the local DTE throughout the duration of the connection.
  - 7. The local DTE sends data through TXD to modem for transmittal.
- 8. The remote modern receives the data and sends the data to its terminal via the RXD circuit.
- 9. When data transmittal is finished, local DTE drops RTS, which drops the DCD at remote modem and CTS at local modem. Transmission of data can be discontinued by hanging up the phone line, by the DTE dropping its DTR circuit, by disconnecting the modem cable from the DTE.
- 10. Now, either DTE is ready to start all over again and gain control of the telecommunication line.




FIGURE 3. Graphical Illustration of Hardware Handshaking

TL/F/11935-3

From the above explanations, in half-duplex communication, we can derive that in transmit mode, only one driver (TXD) is switching (up to 120 kbps) while the other drivers/ receivers are at some known steady state (not switching). Similarly, on a receive mode, only one receiver (RXD) is switching while other lines maintain known steady state levels.

#### POWER CONSUMPTION

Based on the above observations, lets determine how I<sub>CC</sub>, frequency, internal/external capacitance and load resistance play a role in power consumption for the DS14C335. Total power consumption is the static and the dynamic power combined. CMOS devices typically consume minimal power in a static condition. This can be calculated simply by multiplying I<sub>CC</sub> with V<sub>CC</sub>.

Under a loaded condition, the external loading of the driver directly effects the power dissipation of the device and application. The RS-232 driver is normally connected to a cable and a receiver at the far end. Since the transition time of the driver is set to be substantially longer than the cable delay, the cable load represents a lumped capacitive load and a series resistance. The series resistance on short cables (< 200 feet) can be neglected since it is very small compared to the receiver input resistance. This means the cable may be modeled as a lumped capacitive load equal to the capacitance per unit length multiplied by the length of the cable. 1000 pF is commonly used to represent a 20 foot cable, and 2500 pF is used as the maximum specified cable load. The receiver input resistance is specified to be between 3 k $\Omega$  and 7 k $\Omega$ , 5 k $\Omega$  is used as a typical, and 3 k $\Omega$  is the worst case from a power point of view. This equivalent load is illustrated in Figure 4.

Where: Rs = Cable series resistance.

C<sub>I</sub> = Cable load capacitance.

R<sub>IN</sub> = Input resistance of the Receiver.

A channel that is in a steady state is loaded by the receivers input impedance since the cable capacitance has charged up. The output current of the driver is determined by the output voltage of the driver ( $V_{OH}$  or  $V_{OL}$ ) divided by the input resistance of the receiver. For example, a 7V level, across the 3 k $\Omega$  load, requires 2.3 mA.

Dynamic power consumption has three major components. The switching current (spike current, also commonly called Conduction Overlap Current) during transitions, external load resistance and external load capacitance transient dissipation.

When the voltages to an NMOS/PMOS pair are in transition, both transistors turn on partially, creating a relatively low impedance path between the supply rails (V + and V –). This is known as simultaneous conduction and is illustrated in Figure 5. As input frequency increases, the period decreases. At some point the output transistors fail to charge and discharge fully causing both upper and lower output transistor to stay on momentarily. This simultaneous conduction increases  $I_{\rm CC}$  as the input signal's frequency is increased

The charging and discharging of the large load capacitance  $C_L$  contributes to power consumption as well. The external load capacitance increases power in the same manner as the internal capacitance. A channel that is switching at speed is affected by all the components described previously. These new components contribute to the increased output current sourced or sunk by the driver to charge or discharge the capacitive load. This component of the load current will increase if the external capacitance is increased and also if the switching rate of the device is increased.






FIGURE 4. Load Seen by the Driver




#### DS14C335 AND POWER CONSUMPTION - A CONSUMPTION


National's DS14C335 is a 3 X 5 Driver/Receiver combination providing a one-chip solution for a 9 pin RS-232 DTE application. Graph 1 shows a worst case situation where all 3 drivers and 5 receivers are switching under different loading conditions. Under this worst case condition, at 10 kHz (20 kbps), supply current is 30 mA (2500 pF). Under a no load condition, supply current stays relatively flat. Graph 2 shows a true RS-232 application where one driver (TXD) is switching while the other two are driver (DTR and RTS) remain High (loaded) as shown in Figure 3. At 10 kHz, supply current reads 26 mA (2500 pF), under this real world RS-232 application. Decreasing the capacitive load also decreases the supply current as shown in Graph 2. Graph 3 illustrates one receiver (RXD) switching. Supply current is almost constant under this operating condition.



**GRAPH 1. All Driver and Receiver Switching** 



DS14C335 Supply Current vs vode and m



revito ent to pribact + Frequency (kHz) libraco bebsol a re

gs bns eciveb ent to noitegissib rewog ertL/F/11935-91


hiplying lo

ns.

#### GRAPH 3. One Receiver (RXD) Switching

Looking at the Supply Power vs Data Rate (Graph 4) we can see that under multiple driver switching and at a maximum data rate of 120 kbps, the supply power is 120 mW (2500 pF load). With one driver switching and the other two driver output at High (RS-232 Application), the supply power at maximum data rate of 120 kbps drops to 103 mW (2500 pF

# foot 0S a in DS14C335 Supply Power at 7g 0001 leids:



Data Rate (kbps)

nevira ent va need bead & 3 TL/F/11935-10

#### **GRAPH 4. Supply Power vs Data Rate**

The DS14C335 also offers a SHUTDOWN (SD) feature where the device can be de-activated by applying a logic High on the SD pin. This will lower the supply current to less than 1 µA (typical). In addition, in this mode one receiver (R5) remains active to monitor RI (Ring Indicator). This active receiver can sense incoming calls and inform the power management circuit to activate the device. SHUTDOWN mode saves battery life when the serial port is not used. In this mode, power dissipation is only 3.3 µW allowing battery charge to be used by other active circuitry.

#### **OTHER INDUSTRY STANDARDS (RS-232)**

RS-562 is another standard that is gaining popularity in the Industry. RS-562 is compatible to RS-232, however, there are some trade-offs. Table I illustrates a comparison and the major differences between the two standards.

	Receiver Input Resistance (Ω)	3 k $\Omega$ to 7 k $\Omega$	$3 \text{ k}\Omega$ to $7 \text{ k}\Omega$
OITH, 1940-	Receiver Sensitivity	sevice is lower tive ±3V <sup>th</sup> rewal Semicond	application, the VE±ly current of the
National	Driver Output Current (Powered Off, ±2V)	to the drivers re-	
679, 161-	Driver Output Short Circuit Current Limit	oba M 200 MA word Name on to noise	ad place to the company of the comp
	Number of Drivers and Receivers Allowed		wegasto you'd Receiver as because
	Max Cable Length	~50′ (2500 pF)	2500 pF (20 kbps) 1000 pF (64 kbps)
	Max Data Rate	20 kbps	64 kbps
	Driver Output	± 5V Min ± 15V Max	± 3.7V Min ± 13.2V Max
	Driver Load	3 kΩ to 7 kΩ	3 k $\Omega$ to 7 k $\Omega$
	Driver Slew Rate	≤30 V/μs	≤30 V/µs

Even though RS-562 standard specifies data rates greater than RS-232, the DS14C335 (RS-232) far exceeds the 64 kbps of RS-562. The most significant difference between the two standards is the noise margin. As shown in *Figure 6*, RS-232 devices have a noise margin of 2V or greater. Typically for DS14C335, the noise margin is 4.5V (7.5V – 3V)

whereas RS-562 has a noise margin as low as 700 mV (3.7V - 3V). A lower noise margin (RS-562) means limited rejection of external noise, crosstalk and ground potential differences which can all commonly occur in RS-232 type communication.




FIGURE 6. Noise Margin Comparison

TL/F/11935-6

#### CONCLUSION

Design Engineers are plagued with ground shift, noise problems and a noise margin of only 700 mV is not acceptable in many applications. RS-232 guarantees a 2V noise margin and Nationals DS14C335 is the preferred choice for applications requiring data rates pushing 120 kbps. Also, we have observed that in a half-duplex RS-232 DTE to DCE application, the supply current of the device is lower than simultaneous switching of all drivers and receivers as the application only requires one driver (TXD) or one receiver (RXD) switching at a time while the rest of the drivers/receivers maintain known steady state levels. Along with the power dissipation calculations, a discussion of the SHUT-DOWN feature was also presented. This SHUTDOWN mode is highly desirable for any application that is battery powered, as it saves battery charge when the serial port is inactive.

#### REFERENCES oshsqmo0 J 3 JSAT

Piecewise analysis and accurate emulation yield precise power estimates, William Hall and Ray Mentzer, National Semiconductor Corp., EDN March 16, 1992.

CMOS, the Ideal Logic Family, Stephen Calebotta, National Semiconductor Corp., Application Note AN-77.

54C/74C Family Characteristics, Thomas P. Redfern, National Semiconductor Corp., Application Note AN-90.

HC-MOS Power Dissipation, Kenneth Karakotsios, National Semiconductor Corp., Application Note AN-303.

RS-232 Made Easy: Connecting Computers, Printers, Terminals and Modems, Martin D. Seyer.

powered, as it saves battery charge wi	Receivers Allowed		
2500 pF (20 kbps) 1000 pF (64 kbps)	~50' (2500 pF)	Mex Cable Length	
64 kbps	20 kbps	Max Data Rate	
±3.7V Min ±13.2V Mex	nMV8± xoWV8t±	Driver Output	
3 kΩ to 7 kΩ	3 kΩ to 7 kΩ		
≤30 V/µs		Oriver Slew Rate	

whereas RS-562 has a noise margin as low as 700 mV (3.7V - 3V). A lower noise margin (RS-562) means limited rejection of external noise, crosstalk and ground potential differences which can all commonly occur in RS-232 type

Even though RS-562 standard specifies data rates greater than RS-232, the DS14C335 (RS-232) far exceeds the 64 ktps of RS-562. The most significant difference between the two standards is the noise margin. As shown in Figure 8, RS-232 devices have a noise margin of 2V or greater. Typically for DS14C336, the noise margin is 4.5V (7.5V – 3V)




FIGURE 6. Noise Margin Comparison

# AN-915

# **Automotive Physical Layer** SAE J1708 and the DS36277

#### INTRODUCTIONs eldens revolt HOH evitos as sad

Multiplex (MUX) wiring, or networking, has been introduced in automotive applications to address the increase in complexity and the number of onboard electronic devices in automobiles. Both standardized and proprietary solutions exist to address these issues. A standardized approach may be more desirable as cost and interoperability become important factors to consider for all original equipment manufacturers including automobile manufacturers.

The purpose of this application note is to give a general understanding of the J1708 recommended practice (SAE J1708) and the DS36277 transceiver which is optimized for use with SAE J1708. Additionally, this application note explains the significant differences between the DS36277 and a standard RS-485 transceiver, the DS75176B.

#### **EXPLANATION OF TERMS**

Dominant Mode—This is a mode of operation in which one logic state is dominant over any other state on the bus.

Listen Mode-This is a mode of operation in which a receiver is always active (assuming the device is powered) and its output is always in a known state.

#### **DEFINITION OF TIA/EIA-485 AND SAE J1708**

This section explains the definition of TIA/EIA-485 (RS-485) and SAE J1708. However, this section does not explain the electrical characteristic specifications of RS-485 or SAE J1708. The provisions for SAE J1708 will be discussed in the next section and for a brief definition of the RS-485 electrical specifications, refer to National application note

First, RS-485 is an interface standard that specifies only electrical characteristics for balanced multipoint interface circuits. A complete interface standard will specify electrical. mechanical, and functional characteristics as does the popular interface standard TIA/EIA-232-E (see Table I). Second, SAE J1708 specifies only the functional characteristics for balanced interface circuits. RS-485 is referenced by SAE J1708 for its electrical specifications but with a few modifications. Thus, the end designer of a SAE J1708 application must specify their own mechanical connections.

TABLE I. Definition of RS-485 and SAE J1708


rigula a provide ecessive" state	Mechanical	Functional	Electrical
TIA/EIA-485	netrie Isnoitib	quires no ac	11708 re
SAE J1708	nds of the SA	sed atthe s	REF. RS-485
TIA/EIA-232-E	vides fallsafe	iding also pro	ol beriup

#### THE SAE RECOMMENDED PRACTICE J1708

The Society of Automotive Engineers (SAE) has defined this recommended practice for serial data communications between microcomputer systems in heavy duty vehicle applications. It is also well suited to passenger car applications (as shown in Figure 1) and many non-automotive uses. The bus is expected to be used for sharing data. An applications document, like SAE J1587 or SAE J1922, defines the actual data and/or functions to be transmitted. SAE J1708 only defines the hardware and basic software.

National Semiconductor Application Note 915 Michael Wilson betrammore and & ev Todd Nelson and bushnels a guisu metaya DS75176B (see Figure 4), is shown





The circuitry between the bus and the transce

TI /F/11036\_1


#### FIGURE 1. Automobile Controls on a SAE J1708 Bus

The physical media is a two-wire bus using 18-gauge twisted pair with a minimum of 1 twist per inch. The maximum length is intended to be 40m. A maximum of 20 nodes is specified. Deviations from this must be carefully analyzed to determine impact on bus performance over the entire operating range.

Each node may access the bus randomly once the bus is idle for a predetermined access time. If two or more nodes attempt to access the bus at the same time, the contending nodes must arbitrate for the bus. Arbitration is determined by priority, which is set between 1 (top priority) and 8. An applications document shall reference SAE J1708 and define the priority associated with each message. Since there can be up to 20 nodes, it is possible for two contending nodes to have the same priority. When contention exists between two or more nodes, arbitration is determined by the bus access time. This is the time a node is required to wait before it can attempt to access the bus.

The protocol is consistent with standard UART operation. A message consists of a Message Identification character (MID), a data character(s) and a checksum character. The total message length should not exceed 21 characters. A character is defined as 10 bits: the first bit is always the start bit (logic level LOW), followed by eight bits of data and, the tenth bit is the stop bit (logic level HIGH) (see Figure 2).

The bit timing equates to a baud rate of 9600. The logic LOW and HIGH levels are encoded as "dominant" and "recessive" which will be described later. The hardware is defined by the RS-485 standard for its electrical characteristics, with some exceptions and modifications.



ent stide 88778 FIGURE 2. Character Format

abled, the bus is pulled high by external bias resistors R1

#### J1708 BUS LOADING

The recommended implementation for a SAE J1708 load is shown in Figure 3. The recommended implementation for a SAE J1708 system using a standard RS-485 transceiver, such as the DS75176B (see Figure 4), is shown in Figure 7. The circuitry between the bus and the transceiver differs from RS-485 and is intended to provide several features:


- R1 and R2 provide the bias for the "recessive" state.
- . C1 and C2 combine to form a 6 MHz low pass filter, effective for reducing FM interference.
- . R2, C1, R4 and C2 combine to form a 1.6 MHz low pass filter, effective for reducing AM interference.
- · Since the bus is unterminated, at high frequencies R3 and R4 perform a pseudo-termination. This makes the implementation more flexible as no specific "termination nodes" are required at the ends of the bus.

The resistor and capacitor values are as follows and are shown in Figure 3:

Resistor 1 and 2 (R1 and R2)— 4.7 kΩ

Resistor 3 and 4 (R3 and R4)— 47Ω

Capacitor 1 and 2 (C1 and C2)-2.2 nF



contamination of the possible for two contaminations of curtifications of the contamination o

FIGURE 3. Node Load Circuit





FIGURE 4. The DS75176B in a SAE J1708 Application

#### DOMINANT MODE from bas anotherwise arms with soil


The drivers used by SAE J1708 are used in a dominant mode application. The driver's input (DI) is tied LOW and the signal (Tx) to be transmitted is tied to the driver's enable. The enable (DE) is active HIGH for the DS75176B while the enable (DE\*) for the DS36277 is active LOW. First, this information is very important because this tells us that the driver is only capable of driving LOW. Therefore, a logic level LOW is encoded as "dominant". When the driver is disabled, the bus is pulled high by external bias resistors R1

and R2 (as shown in Figure 3). Thus, a logic level HIGH is encoded as "recessive". Second, if the driver's enable is active LOW, then you will transmit positive logic. But, if the driver's enable is active HIGH you will transmit negative logic. SAE J1708 is only defined for positive logic. Therefore, to implement a SAE J1708 application using DS75176B, which has an active HIGH driver enable, an inverter is needed for the driver enable (see Figures 4 and 6). However, the active LOW driver enable pin on the DS36277 saves the user an externally needed inverter (see Figure 5).



#### FIGURE 5. The DS36277 in a SAE J1708 Application

In the case of a SAE J1708 application, a logic LOW can overwrite a logic HIGH. Thus, if contention exists between two drivers with transmitting signals (Tx) in opposite states, the driver driving the "dominant" state wins.



#### FIGURE 6. Typical SAE J1708 System Block Diagram

SAE J1708 requires all receivers to listen to every message identification character transmitted to determine if contention exists. Unlike the driver, the receiver's enable (RE\*) is always tied LOW (see Figures 4 and 5). This means the receiver is always in listen mode (see Explanation of

The external components shown in Figure 3 provide the necessary bias for a logic High "recessive" state. SAE J1708 requires no additional external components other than the J1708 load. This means that no parallel termination can be used at the ends of the SAE J1708 bus. The required loading also provides failsafe protection.

#### **FEATURES OF THE DS75176B**

The DS75176B offers full compliance with the RS-485 standard and it is compatible with RS-422 and V.11. The device is available with industrial temperature range. Additionally, a thermal shutdown circuit protects the device against thermal overstress due to excessive power dissipation. Furthermore, the receiver has failsafe protection. However, the receiver's output is only guaranteed to be in a logic HIGH state for an open input line condition. The receiver also has ±200 mV threshold levels. The driver has an active HIGH enable while the receiver has an active LOW enable.




FIGURE 7. SAE J1708 Typical Bus Configuration and Loading

#### **FEATURES OF THE DS36277**

The DS36277 is optimized for use with SAE J1708 electrical applications and the device is still compatible with RS-485, RS-422, and V.11 standards. Like the DS75176B, the device is available with industrial temperature range. Also the device includes thermal shutdown protection; plus the receiver has failsafe protection. Additionally, the receiver has full failsafe defenses that includes shorted and terminated line fault/conditions as well as open line conditions. The receiver's output is guaranteed to be in a logic HIGH state for all three line faults/conditions. The receiver's 0V to  $-500\,$  mV threshold provides the protection from shorted line faults. Unlike the DS75176B, both the driver and the receiver have an active LOW enable.

The DS36277 also has a very rugged ESD structure that allows it to withstand electrostatic discharges (ESD) up to 7 kV (HBM). The device is also available in SOIC as well as DIP packages.

#### CONCLUSIONS

Selecting an established physical layer such as J1708 can eliminate many of the challenges of designing a serial communications system. The dominant mode operation allows for a non-destructive arbitration scheme.

J1708 is based on RS-485 electrical specifications and therefore benefits from the ruggedness, low cost and availability of compliant ICs already on the market.

The DS36277 transceiver has been optimized for J1708. It provides failsafe protection against bus faults and eliminates the need for an external inverter.

This application note provides a brief overview of the recommended practice and the interface standard. It is highly recommended to carefully review the complete documents. The documents can be obtained from:

SAE, 400 Commonwealth Dr. Warrendale, PA 15096-0001

Global Engineering Documents 2805 McGraw Avenue P.O. Box 19539 Irvine, CA 92174

#### REFERENCES

- 1. EIA RS-485, Standard for *Electrical Characteristics of Generators and Receivers for use in Balanced Digital Multipoint Systems*, Electronic Industries Association Engineering Department. Washington D.C. 1983.
- 2. SAE J1708, Serial Data Communications Between Microcomputer Systems In Heavy Duty Vehicle Applications. Society of Automotive Engineers. 1990.

FIGURE 2. Drawing of Round Cable, Cross-Section

# A Practical Guide To Cable Selection

National Semiconductor **Application Note 916** David Hess, Berk-Tek John Goldie



PEATURES OF THE DESIGN

thunh

III. line



#### 1.0 INTRODUCTION

This application note provides an overview of the various considerations necessary for selecting suitable copper multiconductor or twisted pair cables for use with standard interface devices. It is important that a cable is well matched to the application; as well as, that the various cable selection trade-offs are considered for a cost effective system design. Cable types, constructions, and characteristics are covered and then related to the various device require-

#### 2.0 TYPES OF CABLES

The two most basic cable categories are flat and round (see Figures 1 and 2). Both flat and round cables are available in multiconductor or twisted pair configurations and each with or without shielding. Shielding of various types is also available in both cases. Flat cables have carefully controlled conductor spacing making them suitable for mass termination. Round cables are suited for long cable runs or where flexibility and compactness are required.

TL/F/11937-1

TL/F/11937-2

celver has fallsate protection. Additionally, the receiver has




FIGURE 1. Drawing of Flat Cable, Cross-Section




FIGURE 2. Drawing of Round Cable, Cross-Section




FIGURE 3. Drawing Comparison of Multiconductor Cable and Twisted Pair Cable

It is common and preferable to use a twisted pair cable for single-ended applications. Some higher speed or longer distance single-ended applications provide a separate return conductor for each data and timing circuit, helping to reduce crosstalk. Note that single-ended applications cannot fully utilize the special capability of a twisted pair. Multiconductor cable should not be used for differential applications where twisted pairs are essential.

It is important to recognize that a twisted pair serves a fundamental electrical purpose. A twisted pair maintains, along its length, the balance necessary for and thus the common mode rejection sought in differential applications. The degree of physical symmetry achieved in constructing a twisted pair of insulated conductors determines how well it is balanced electrically. The double helix configuration of the pair produces symmetrical parasitics for each conductor. Symmetrical parasitics assure that induced noise signals are equal, or "common", to both conductors. This is the primary means of reducing crosstalk between various circuits within a cable. Flat cables constructed with twisted pairs are also available to achieve improved crosstalk characteristics.

#### **Advantages of Flat Cables**

By providing a means for mass termination, flat cables are relatively inexpensive to terminate. Connectors are available in configurations with insulation displacement contacts aligned for flat cable termination. The contacts are simultaneously pressed through the insulation onto all of the conductors of a flat cable. The cable conductor to connector contact alignment is critical. The two industry standard conductor centerline spacings are 0,050 and 0.025 inches. Controlling this parameter is a primary concern in producing flat cable and somewhat limits the range of cables' electrical characteristics available.

#### **Advantages of Round Cables**

Round cable flexibility is not limited to a single plane, as in the case of flat cable. For long cable runs, especially installed in conduit or raceway, flat cable is impractical. The flexibility of round cables is the result of having the individual elements, single conductors or twisted pairs, "cabled"; that is, they are "laid" at a pitch angle relative to the axis of the cable, forming a helix. The greater the pitch angle the greater the degree of flexibility. Color coding is usually provided as the means of identifying the individual conductors aiding the process of individually terminating each conductor. A round cable is simpler to manufacture with a shield. Capacitance can be reduced with thicker insulation walls, since there are no inherent conductor spacing requirements. Other than the case of simple, flat, strait, unshielded multiconductor cables; round cables have less cross-sectional area is required for a shield or jacket on a flat cable.

TL/F/11937-3

#### 3.0 CABLE CONSTRUCTION

#### **Overall Construction**

#### Conductors

Standard subminiature D-style connectors are designed to accept conductor sizes ranging typically from 22 AWG down to 26 AWG. Stranded tinned copper is normally used. Stranding provides a considerable improvement in flexibility and protection from conductor breaks due to repeated flexing, i.e., improved flex life. Tin coating on the strands improves environmental resistance by preventing corrosion of the conductor. The tin coating also makes the conductor more suitable for soldering. Standard connector pins are sized to accept the stranded conductor's increased diameter compared to solid conductor diameters.

Solid or non-tinned conductors are not recommended for use with some connectors. Some connector pins are crimped onto the end of the conductor where a small section of the insulation has been removed. This leaves a short section of exposed conductor susceptible to corrosion. Given the minimal space provided within the connector backshell, the added flexibility of stranded conductor makes the job of cramming the terminated conductors into the backshell a lot easier and more reliable. Conductor stranding also increases the overall cable flexibility, easing installa-

Nominal cost savings are gained by eliminating stranding or tin coating, but consideration should be given to the reduction in reliability. Stranding and tin coating have an effect on the signal loss of a transmission line, but these effects are insignificant below frequencies of about 10 MHz. These effects are essentially immeasurable at the frequencies associated with current TIA data communication standards; furthermore, other far more predominant limiting factors arise at data rates greater than 1 Mbps.

For typical serial data links, the de-facto standard gauge size is 24 AWG. TIA/EIA interface standards' recommendations are based on 24 AWG. This is the appropriate size to use with common subminiature D-style connectors. For smaller conductors to be properly captured in crimped contacts, special sized contacts may be required. Overall cable size and weight reduction can be achieved using 26 AWG or smaller conductors at the expense of increased fragility. Note, there are National Electrical Code restrictions that prevent conductors smaller than 24 AWG from being used in premises communication applications. Smaller conductors are recommended for restricted applications, such as equipment cables or where overall cable size must be limited; say for wide parallel data links used in short distances, up to 10 or 20 meters.

conductor size and thus reducing attenuation, is likely to be offset by crosstalk and other noise limitations. Consider, for instance, that EIA-422-A gives recommendations for transmission up to 1,200 meters (4000 feet) at data rates up to 90 kbps on 24 AWG cable. Typical data communication applications fall within the restrictions imposed by the voltage drop limitations of 24 AWG conductor. Special sized connector contacts may be required for larger conductors.

Copper conductors come in standard sizes according to the American Wire Gauge (AWG) system. A conductor gauge size is based on its cross-sectional area, and thus DC resistance. The overall diameter of the conductor depends on whether it is solid or stranded. Stranding is provided as a means of improving flexibility and flex-life, and the strand bundle is twisted similarly and for the same reasons mentioned above for the overall cable. The basic stranding configuration is 7 strands; 6 around 1. For a given gauge size; the more strands, the more flexible. Stranded conductors are considerably more expensive than solid conductors and the cost increases with greater numbers of finer strands. Stranded conductors utilize standard AWG size strands and numbers of strands. Their size is designated by the largest AWG size less than or equal to the sum cross-sectional area of the individual strands. Note, insulation displacement connector contacts are specifically designed for either solid or stranded conductors.

TABLE I. Conductors Solid Stranded Tinned and Bare from 30 AWG to 20 AWG vs Diameter DCR Weight, etc.

Capaci-	Stranding	nagufacture	simpler to r	Weight		D. C. Resistance @20°C			
AWG		Diameter		ed não donas		A a sever Tin Coated of a fact		Bare or Silver Plated	
-nooiti	m bablairianu,	inches	omm e	lbs./kft.	kg/km	ohms/kft.	ohms/km	ohms/kft.	ohms/km
40	solid	0.0031	0.079	0.0291	0.0433	o en 1158	998 3799	ni 11080 nol	3540
38	aldeosolida no	0.0040	0.102	0.0484	0.0720	696	2283	648	2130
36	solid	0.0050	0.127	0.0757	€ 0.113	1 to 1445 well o	00 x 1461 duot	ed 4150 dos	a ba1360 d
34	solid	0.0063	0.160	0.120	0.179	281	920	261	857
32	solid	0.0080	0.203	0.194	0.289	174	ubno 5710d ol	162	532
32	7/40	0.010	0.254	0.21	0.31	talwi 176 bats	577 oldso	164 so 8	539
30	solid	0.0100	0.254	0.30	0.45	d oro <b>Eff</b> lik chi	371	of el 104 VB O	340
30	7/38	0.012	0.305	0.35	0.52	106	348	92.6	303
-28 abi	solid o	0.0126	0.320	0.48	0.72	70.8	232	65.3	214
28	7/36	0.015	0.381	0.55	0.82	5VS 67.5 0109	221	59.3	ni vi=194 n
26 20	a rotsolidas b	0.0159	0.404	st0.77 a sto	1.14	44.5	146	41.0	135
26	7/34	0.019	0.483	0.87	1.29	42.5	10 no 139 ani er	1 do 37.3 boss	and V/122an
24 bet	solid tor	0.0201	0.511	1.22	1.82	27.2	89.2	25.7	84.2
24	7/32	0.024	0.610	1.38 W	2.05	25.7	84.2	enio 23.1°nihe	75.9
22	sova solid Table	0.0253	0.643	1.94	2.89	osle 16.7 so to	54.8	il teri 16.2 os br	53.2
22	7/30	0.031	0.787	2.19	3.26	16.6	54.4	14.8	48.6
20	solid noo	0.0320	0.813	3.10	4.61	10.5	34.4	8 of 1.0Pd Cal	33.2
20	7/28	0.038	0.965	3.49	5.19	10.3	33.8	9.33	30.6

The conductor, or individual strands in the case of stranded conductors, can be coated or "bare". Tin is the most common coating. Diffusion of the tin coating into the surface of the copper causes the DC resistance to be somewhat higher than bare conductors, but this is a concern mainly at frequencies above 10 MHz. Tinning, although providing for superior soldering, mainly provides substantial corrosion resistance over bare copper. The very short section of exposed conductor, even inside a connector body, between the end of insulation and, say a crimped on contact pin, can be a point of failure in a cable assembly. Other coatings, silver used to achieve improved soldering and corrosion resistance without the higher resistance penalty, and nickel used for high heat resistance with the higher resistance penalty, are used only in special applications.

#### **INSULATIONS**

In addition to providing basic insulating properties, the plastics used to coat the conductors have various signal altering characteristics. The two properties of insulating plastics that affect transmission are the dielectric constant and the dissipation factor. The dielectric constant is a function of the velocity at which energy travels through the dielectric (another name for insulation). The dissipation factor is a function of the rate at which energy is absorbed by the dielectric. Reducing either of these factors results in better signal transmission performance.

The plastic most commonly used for conductor insulation is polyvinylchloride (PVC). Its dielectric properties are good but, generally not good enough for any data communication application more demanding than basic low speed (<100 kbps), short distance (<50 m) links. PVC is normally used for power, control, instrumentation, and audio cables; applications that operate at relatively low frequencies. High performance serial data cables normally use a polyolefin insulation; either polyethylene or polypropylene, because their dielectric properties are far superior to PVC. Even though a data signal may be operating at a fairly low data rate the signal may be made up of pulses with fast rise times. The rise time of the pulse determines the frequency range covered by the signal. Typical data signals have power spectrums well into the 1 MHz to 10 MHz range. The polyolefins' dielectric constants and dissipation factors are low compared to PVC's and, unlike PVC, remain low well into the microwave region of the spectrum.

There is no great disadvantage to using polyolefins compared to PVC. The cost, at most, is only marginally higher. Some cable design precautions must be taken to meet flammability regulations. Polyolefins are far more flammable than PVC, but this can be overcome with a flame retardant outer cable jacket. As will be seen later, polyolefin insulation is essential for good performance with shielded cables.

The only exception to the choice of polyolefin insulation is the case of plenum cables used in premises wiring applications. Fluorinated ethylene/propylene copolymer (FEP), available in Teflon®, is substituted to achieve low smoke and flame producing characteristics to meet special National Electrical Code (NFPA) requirements. The dielectric properties of FEP are slightly superior to polyolefins.

#### SHIELDS

One problem that arises with long distances is a transmission line's susceptibility to interfering signals. Electro-magnetic interference (EMI) is basically unavoidable and a long transmission line is very susceptible. Long wires make good antennas.

Most of the serial interface standards do not require shielding, although provisions are made for shields within the standard connectors and recommendations for grounding. The standards basically avoid the subject of shielding as one which is outside of their scopes. On the other hand, the primary caution given in the distance and data rate guidelines is that outside interference is not taken into consideration. Shielding can greatly reduce or eliminate the possibility that the system will fail after you have followed all the other guidelines. Regardless of the effects interference may have directly on the serial interface, shielded cable may be required due to the overall system's susceptibility or emissions passed through the enclosure via an interface port. Shielding should be considered for all but very short low speed data circuits; above 10 meters or 100 kbps.

Shields are additional conductors added to cables and are designed to isolate electro-magnetic fields surrounding conductors or pairs within the shield from those outside of the shield. Shields may be placed over individual conductors, twisted pairs, or may be placed over the entire bundle of

TABLE II. Insulation Types vs Qualitative Performance Characteristics Electricals, etc.

Insulation Type	Specific Gravity	Dielectric Constant	Dissipation Factor	Volume Resistivity ohm-cm	Dielectric Strength Volts/Mil	Flammability	Temp- erature Range °C
PVC (Standard)	1.25-1.38	4-6	0.06-0.10	1011	800-900	Good	-20 to 80
PVC (Premium)	1.38	3-5	0.080-0.085	1012	800-900	Good	-55 to 105
Polyethylene	0.92	2.27	0.0002	>1016	1200	Poor	-60 to 80
Polypropylene	0.90	2.24	0.0003	>1016	850	Poor	-60 to 80
Cellular Polyethylene	0.50	1.5	0.0002	ations A	500	Poor	-60 to 80
Flame Retardant Polyethylene	1.30	2.5	0.0015	>1016	1000	Fáir	-60 to 80
FEP (or TFE)	2.15	2.1	0.0007	>1018	1200	Excellent	-70 to 200 (or 260)
Cellular FEP	1.2	1.4	0.0007	-72	500	Good	-70 to 200


cable elements or in both locations. Multiple shields within a cable may be electrically isolated from each other with additional insulating layers.

Typical cables use three basic kinds of shields; a tape shield, a braided or served wire shield, or a double shield consisting of a tape plus braided or served wires (see Figures 4 and 5). The tape shield always includes an uninsulated "drain" wire in contact with the aluminum, used to terminate the shield. The double shield includes a braided or served layer of wires in contact with the conductive side of a tape shield. Special shields are used for special applications

such as corrugated rigid metal tapes used in telecommunications cables, solid tubes used on CATV cables, or woven or expanded metal screens used for flat cables.

The ideal shield is a seamless metallic tube as with the aluminum tubing utilized by the CATV industry on semi-rigid coaxial cable trunk lines; the emphasis is on "semi-rigid". To achieve flexibility a shield is made up of braided or served layers of fine wires or helical wrapped tapes.

Braided shields are made up of groups of fine; 34, 36, or 38 AWG, depending on the overall cable size; usually tinned,



copper strands; groups of these strands are woven Maypole fashion, in opposite directions, around the cable. Served shields consist of a single layer of strands laid in a single direction around the cable. Served shields are very flexible and are used in applications such as microphone or mouse cables. The small gaps in single layer served shields make them unsuitable for high frequencies (> 10 MHz).

Tapes are a thin foil, usually aluminum, laminated to one or both sides of a plastic film, usually polyester or polypropylene. Tapes come in various thicknesses. The aluminum can be 1/3 to 2 mils thick. The plastic film, typically polyester or polypropylene, can be 1/3 to 2 mils thick. Thicknesses are selected by trading off flexibility with shielding effectiveness and signal attenuation in cases where the shield provides signal return path. Effective overlap of the tape is important for reliable performance. Uninsulated drain wires are normally of the same construction as the cable's conductors, but must be tinned to permit direct contact with the aluminum.

A simple model for shielding effectiveness is the shield's DC resistance. A shield is equally effective in both directions, in and out, and its effectiveness is proportional to its surface transfer impedance (which equals shield DCR at 0 Hz). Surface transfer impedance is the frequency dependent voltage/current ratio derived from a current driven on one side of the shield resulting in an induced voltage on the other side of the shield (see *Figure 6*). A detailed explanation of the surface transfer impedance model is outside of the scope of this application note.

Braids and serves have much lower resistances than tape shields. A typical double shield has about ½ the resistance of a tape shield, so it will be about 5 times more effective than a tape shield over the same distance. Another way of looking at it; a double shield extends the effectiveness of the tape shield to about 5 times the distance. A tape shield is effective for short cables. A double shield should be used on short distances in very noisy environments. A double shield should be used in any extended distance application, over 100 meters.

Braids are a trade-off between flexibility and ideal tubular conductors. The lower resistance of the braid results in good shielding effectiveness, but only up to a point. The small holes between the crossovers of the braid strands, become large at some frequency. Braids are specified by percent coverage as a means of determining the size of the holes. Closing up the holes, say by specifying 95% coverage, will be effective; two layers of braid can be specified for still greater effectiveness, but all at the expense of flexibility.




FIGURE 6. Comparison Graph of Transfer Impedances, Tape Shield vs Braid Shield

A very effective means of closing the holes and lowering the resistance is to use the combination of tape and braid. The double shield achieves low resistance through the additional cross-sectional area of the braid. The tape is overlapped to provide as near to a true tubular performance as possible.

#### **Jackets**

The most common cable jacket material is PVC, which has good environmental resistance and can be compounded to have good cold temperature flexibility and meet a range of flammability requirements.

# Flammability Requirements perpetted and live langue on each

Equipment cables are generally required to meet some level of vertical flames test. The National Electrical Code (NEC) sets standards for the flammability ratings of cables to be installed in buildings. Cables must pass the vertical cable tray flame test to be suitable for general purpose locations. This is the same test generally required for industrial environments. Two special locations are identified by the NEC; riser and plenum, each having respectively greater degrees of flammability requirements. Plenum cable can be used in plenums, risers or general purpose locations, riser cable can only be used in risers and general purpose locations. and general purpose cables are restricted from risers and plenums. In the case of plenum cables, Polyvinylidene Fluoride (PVDF) copolymer, available as Kynar®, jackets may be used for their low smoke and flame producing characteriscompared to the speed of light in a vacuum. The velocit.

### 4.0 CABLE CHARACTERISTICS Viennon at not apagong

#### Resistance non langie ent that the land by the some betso

A DC resistance requirement is the best way to assure that the wire is indeed the size it should be. It also has a specific relationship to the TIA standards. Some requirements include maximum voltage drop for the signals. The cable termination load resistance and the total cable loop resistance determine the maximum permissible cable length for given length for a given voltage drop limitation.

### Capacitance m s at anti-vonsupert nevig a ts # 0001/86

A stated cable capacitance can be one of a number of possible capacitance values that can be measured on any given cable. Depending on how the cable is actually terminated to the generator, these various capacitance values may need to be considered. The different termination possibilities derive from, for instance, unbalanced vs balanced operation. Normally the mutual capacitance of a pair is provided in cable specifications. Mutual capacitance provides a measure of the capacitance that the generators will "see" when terminated to the cable. Another specification, sometimes given, is the capacitance of one wire to all the other wires and shield connected together.

Shielded cables must use insulation with good dielectric properties (i.e., low dielectric constant) to assure that cable capacitances are kept low when a shield is added to the cable. The proximity of two conductors in a cable and the dielectric constant of the insulation between the conductors determine the capacitance measured between the conductors. The addition of a shield around the two conductors introduces two very significant "parasitic" capacitances; those between each conductor and the shield. The conductor to shield capacitances combine with the conductor to conductor capacitance to significantly increase the overall capacitance of the pair.

The various lumped circuit element parameters; capacitance, inductance, resistance, and conductance of a transmission line, are all interrelated in a single parameter known as the characteristic impedance of a transmission line. This is the impedance that if used to terminate a transmission line, no signal will be reflected back to the source. If there is a mismatch, the bigger it is, the bigger the reflections will be. Impedance matched conditions are sought for all system designs, particularly at high data rates, because the reflections affect the performance of the generators and prevent some of the signal from ever reaching the receiver. The generator and cable termination load of EIA-422-A and EIA-485 are specified in such a way as to closely match the impedance of typical "low capacitance" cables having

about 12 to 16 pF/ft mutual capacitance.

Velocity of propagation, the speed at which a signal (an electromagnetic wave) will travel along a cable (a transmission line) is dependent on the properties of the insulation. The dielectric constant of a plastic is actually the inverse of the square root of the velocity of propagation; the speed that electromagnetic radiation will travel through a dielectric compared to the speed of light in a vacuum. The velocity of propagation is normally expressed as a fraction of the speed of light. The actual velocity of propagation is complicated somewhat by the fact that the signal normally travels through a combination of air and plastic, but the result is to make it a little faster than the theoretic speed derived from the insulation dielectric constant alone. The velocity of propagation determines the impedance relative to the capacitance.

The impedance and resistance determine the attenuation vs frequency. This parameter is normally expressed in dB/1000 ft at a given frequency. This is a measure of the amount of signal loss that occurs from the cable. More signal

traver down the cable. This property is measured as rise time degradation. Rise time degradation is roughly proportional to cable length. System designers are constantly balancing rise time effects. On one hand, fast rise times produce more crosstalk, that will, if great enough, result in errors. On the other hand, slow rise times that get further degraded will cause receiver errors.

#### **5.0 CABLE APPLICATIONS**

Lowering capacitance improves the performance of cables used for both unbalanced and balanced transmission.

Unbalanced transmission is limited by near-end-crosstalk. The unbalanced lines interfere with each other primarily through capacitive coupling between the lines. Lowering any capacitance parameter of a multi-conductor or twisted pair cable will result in proportionally lowering all of the various capacitances within the cable. In the case of unbalanced lines, coupling capacitance, and therefore crosstalk, is lowered proportionally. The mutual capacitance of a paired cable used for unbalanced transmission does not directly indicate the coupling capacitance between lines, but comparing the mutual capacitance of two cables is generally a good indication of their relative crosstalk performance. Balanced transmission is primarily limited by rise time degradation. The primary cable capacitance of concern, in this case, is the shunt capacitance across the signal generator's two output terminals. Keeping everything else equal, lowering capacitance results in a decrease in attenuation vs frequency proportional to the square root of the capacitance reduction. In the general domain of data rate and distance for current applications, the resulting change in rise time degradation is nearly proportional to the square of the change in attenuation vs frequency. This gives a relation, similar to the unbalanced case, where a comparison of the mutual capacitance of two cables is generally a good indication of their respective proportional rise time performances.




FIGURE 6. Comparison Graph of Transfer Impedances, Tape Shield vs Braid Shield

					- · · ·
Transmission Chanding Change	Multiconductor or Twisted Pair	Number of Conductors or Pairs	AWG Specified Sense to	Shielding Requirements	Characteristics
EIA/TIA-232-E OS Section 2 Section 2	Multiconductor	3 to 25 OWA 82 to 8	none specified (bnum) risc	none required provisions included	2500 pF max total shunt capacitance
tenua. delay b Mi-H A ns/m msx. delay .45 ns/m nax. skew	Twisted Pair	not specified	none specified guidelines use 24	none specified	none specified, 90-150Ω impedance recommended, guidelines use
08Ω impedance .28 dB/m max. Itenuation	o shields ov equired 0		X	ted Pair 25	100Ω impedance, 66% max. voltage drop
TIA/EIA-423-B	Multiconductor (Twisted Pair Better)	not specified	none specified guidelines use 24	none specified	none specified, guidelines use 100Ω impedance, 66% max. voltage drop
ber data communi-	Twisted Pair on los in a victor of the control of t	That specified award to the work to the wo	none specified in a control of the second of the control of the co	pes beijped enon na policetors is immed, a policetors is immed, a policetor is and is easy. See a policetor is and si be application of the application.	none specified, similar to TIA/EIA-422-B, guidelines use 120Ω impedance
EIA/TIA-562	Multiconductor	not specified	none specified	none specified	none specified
TIA/EIA-612 HSSI	Twisted Pair	not specified (companion spec TIA/EIA-613 requires 25)	rent electrical reral ways, but	de de la company	110Ω impedance 4.5 dB max. total attenuation @50 MHz 79 ns max. total dela 2.0 ns/m max. total skew
X3T9.2 SCSI I	Multiconductor or Twisted Pair	50 conductor (flat) 25 pair (round)	28 AWG	required for external	100Ω impedance
X3T9.2 SCSI II	Twisted Pair	"A" Cable: 25 "B, P, Q" Cables: 34 "L" Cable: 55	28 or 30 AWG	required for external	90–132Ω nominal impedance (122Ω typical), 0.095 dB/m max. attenuation @5 MHz 0.20 ns/m max. skew
X3T9.2 SCSI III	Twisted Pair	"P or Q" Cables: 34	30 minimum	required for external	122 (84)Ω nom. impedance differential (single-ended) 0.095 dB/m max. attenuation @5 MHz 5.4 ns/m max. delay 0.15 ns/m max. skew

TABLE	111	Annliantiana	(Continued)
IADLE	HH: 7	Applications	(Continued)

TABLE III Applications (Continues)						
Application	Multiconductor or Twisted Pair	1	Number of Conductors of Pairs	AWG Specified	Shielding Requirements	Transmission Characteristics Specified
X3T9.3 IPI = 3q (ISO 9318)	Multiconductor flat or Twisted Pair		conductor (flat)	26 or 28 AWG	required for round	120Ω impedance 0.095 dB/m max.
specified, 500 dance nmended, lines use	r-00 sqmi recor	non	nane specified gridolines use 24		wisted Palr no	attenuation @5 MHz 5.4 ns/m max. delay 0.49 ns/m max. skew
X3T9.3 HIPPI egaflov .xsm	Twisted Pair	25		28 AWG	two shields required	$108\Omega$ impedance 0.28 dB/m max. attenuation
specified, lines use impedance	guide	non	none specified guidelines use 24		Apticonductor no Twisted Pair	@50 MHz 0.13 ns/m max. skew

#### 6.0 SUMMARY

The range of cable types and basic options available for data communications applications is limited, making the basic cable design selection reasonably easy. The scope of the basic selection criteria is covered by the choices, flat or round, multiconductor or twisted pairs, and shielded or nonshielded. Basic attributes of the application; distance, environment, and flexibility requirements determine the basic cable type selected. Cable construction details, conductor size, stranding and coating, insulation type, shield options, and jacket types are determined by more specific application considerations; connector type, signal speeds, emissions and susceptibility, work and abuse, flammability, life expectancy and cost. Every cable has inherent electrical characteristics, which can be expressed in several ways, but are interrelated and dependent upon a few simple parameters. A cable's electrical characteristics determine its suitability for use with particular interface components.

required for

#### **Author Biography:**

David Hess, V.P. Technology, Berk-Tek, Inc., 132 White Oak Road, New Holland, Pennsylvania 17757, has worked for 17 years in product engineering and product development in the fields of copper and optical fiber data communication cables, participates in various data communications standards committees in TIA/EIA and ANSI X3T9, holds a B.S. degree in Mathematics from Pennsylvania State University and is a member of IEEE.





#### INTRODUCTION


This application note provides a graphical reference to popular connector pin assignments (pin outs) that are commonly used in telecom and computing applications.


In the field of data communication, the cable and connector play a critical part in the system's performance along with the line driver and receiver integrated circuits. Together the components (PCBs, ICs, cables, and connectors) form a channel, which all information must pass through. This channel forms a true chain, and a fault in any link may break the chain.

As stated in the introduction, this application note focuses on the connectors, and more specifically the pin assignments of the connectors. When equipment is built by a manufacturer and is intended to interwork with equipment from different manufacturers the use of an industry standard is

critical. To properly inter-operate, the two pieces of equipment must support the same protocol (functional specifications), electrical levels, mechanical dimensions of the connector, and most importantly the connector's pin assignment. Since industry standards, TIA/EIA (Telecommunications Industry Association/Electronic Industries Association) for example, commonly specify or reference all three areas: Functional, Electrical, and Mechanical specifications, the chance of success is greatly increased when hooking up the two pieces of equipment.

A substantial amount of standardization work has been done in the telecommunications and computing area for interface standards. In addition to the connector pin outs, this application note also provides a short description of the standard or historical perspective. The reader is referenced to the actual standards from complete information on the standard.





#### **RS-232**


RS-232 is one of the most popular interface standards in the world. Originally intended for DTE/DCE interfacing, this standard has been used in a wide range of applications including telecom, computing, test and measurement, and industrial control applications. Now in its fifth revision (E), RS-232 is still very popular, and new devices (line drivers and receivers) are being developed to support the standard. The correct name of the standard is EIA/TIA-232-E which has replaced the more common RS-232 nomenclature. This

standard specifies two connectors, the standard DB-25, also a new smaller alternate connector with 26 pins. The original version of RS-232 dates back to the early 1960s and is known as a complete standard as it specifies all functional, electrical, and mechanical specifications. There is also a very popular 9 pin defacto version of this standard commonly employed on personal computers that was developed by IBM®. The two full (25 line) connector pin outs are shown on *Figures 1* and *2*. See *Figure 7* for an illustration of the defacto 9 pin implementation, now standardized as EIA/TALE74.



RS-449 was intended to replace RS-232 at one time. It also specifies a DTE/DCE interface, but references the RS-422-A and RS-423-A standards for electrical specifications. This standard specified a DB-37 pin connector along with an additional DB-9 pin connector when additional lines were re-

guired. The 37 pin connector proved too large for many applications and limited the acceptance of this interface. RS-449 is mainly found in high-end telecom applications but rarely elsewhere. It has been replaced with a new standard that specifies the common DB-25 connector (EIA/TIA-530-A). The pin out of the DB-37 pin connector is shown in



#### EIA-530 AND EIA/TIA-530-A Tolography mig TE enT behip

EIA-530 is an extension of RS-449 but is based on the DB-25 connector. This standard specifies both functional and mechanical specifications, and references RS-422-A and RS-423-A standards for electrical specifications. This connector is the same one commonly used in EIA/TIA-232-E (RS-232) applications. This standard has been revised (denoted by the letter suffix — "A"), which altered the pin assignments slightly from EIA-530. Both pin assignments are shown in Figures 4 and 5.





FIGURE 5. EIA/TIA-530-A DB-25

TL/F/11940-5





0

#### EIA/TIA-574 not puld bins etoptoeger religion is redistrated

EIA/TIA-574 was developed due to confusion arising between the official RS-232 interface and the exceedingly popular defacto 9-pin version developed by IBM. This standard specifies the DB-9 interface, however, it recommends the use of the RS-562 standard instead of RS-232 electrical levels. It is noted that EIA/TIA-562 can inter-operate with RS-232 drivers and receivers in many applications. This standard supplies the minimum number of lines for non-synchronous serial data interchange between DTEs and DCEs. The connector pin out is shown in Figure 7.

#### V.35

Recommendations V.35 was developed by the CCITT (International Telegraph and Telephone Consultative Committee) as a high speed modem standard that also specified the DTE/DCE interface. This standard used RS-232 type line drivers and receivers for control circuits, and its own unique differential drivers and receivers for high speed data and timing lines. This recommendation specifies a unique connector and is shown in *Figure 8*. It should also be noted that the CCITT has been replaced with the ITU (International Telecommunications Union) and new standards will adopt the ITU prefix instead of CCITT.




FIGURE 7. EIA/TIA-574 DB-9

TL/F/11940-7





FIGURE 8. CCITT V.35


TL/F/11940-8

#### support similar functions but different pin outs and medi 884-3331

The IEEE (Institute of Electrical and Electronic Engineers) also standardizes many interfaces in the area of computing and instrumentation. IEEE-488 is a complete standard specifying all functional, electrical, and mechanical specifications

for a 16 line parallel bus for instrumentation. This interface is commonly found on test, and measurement equipment that feature computerized programming and control. This standard is also known under the acronym as GPIB (General Purpose Interface Bus). The pin out of the standardized connector is shown in *Figure 9*.





**FIGURE 10. Centronics Port** 




FIGURE 11. IBM PC Parallel Port

TL/F/11940-11

#### SUMMARY

By selecting an industry standard, the problem of getting signals from one board or box to another is greatly reduced. This is especially true when inter-operation between systems built by different manufacturers is required (open system).

Interface standards from the TIA/EIA and other standards groups greatly resolve this interfacing problem. This application note provides insight into those standards by providing a graphical representation of the connectors referenced in the standards. As always, whenever designing a system to an industry standard, a thorough review of the most recent revision of the standard is highly recommended.

#### REFERENCE

Most standards are available from:

Global Engineering Documents

Irvine, CA, USA

714-261-1455 or 800-854-7179

Various connector, cable and data communication products are available from:

South Hills Datacom

Pittsburgh, PA, USA

Toll-Free: 800-245-6215

Local:

412-921-9000

FAX:

412-921-2254

turn/Ground 20 m

sturn/Graund 198 OF -- Date Bit

return/Ground --- (18 3 cd )

Select input (Active LOW)

Free (Fault - Antive LOW)

to Line Feed (Adilye LOW)

to Line read (Addive Don)

TL/E/11840-1

FIGURE 11. IBM PC Parallel Port



#### Section 9 Contents

Line Drivers and Receivers Military Products—Selection Guide 9-3
Military/Aerospace Programs from National Semiconductor 9-4

# Section 9 Military Interface



# **Section 9 Contents**

Line Drivers and Receivers Military Products—Selection Guide	9-3
Military/Aerospace Programs from National Semiconductor	9-4

Section 9 Military Interface





# Line Drivers and Receivers Military Products—Selection Guide

Device No.	Pin Count	Description	Process Flows	Desc SMD/ Slash Sheet*	Package Types
TIA/EIA-232		and the state of t	amiconductor. For	alable from National Sa	tary products av
DS14C232	16	Dual Line Driver and Receiver	883		CDIP, LCC
DS9616HM	14	Triple Line Driver	883		CDIP, LCC
DS9627M	16	Dual Line Driver	883	5692-8978701MxA	CDIP,LCC
TIA/EIA-422/4	23	Hong Kong	Sion has received	inductor's Mil/Aero Divis	Vational Semico
DS1691A		Single Line Driver	-e1 nr 883 nn an	space devices. The following	CDIP
DS26C31M	16	Quad Line Driver		5962-9163901MxA	
DS26C32AM	16	Quad Line Receiver	883, MLS	5962-9164001MxA	CDIP, LCC, FF
DS26F31M	16	Quad Line Driver		5962-7802302MxA	CDIP, LCC, FF
DS26F32M	16	Quad Line Receiver		5962-7802005MxA	CDIP, LCC, FF
DS26LS31M	16	Quad Line Driver	883, MLS	5962-7802301MxA	CDIP, LCC, FF
DS26LS32M	16	Quad Line Receiver	883, MLS	ible a, cent regrang c	CDIP, LCC, FF
DS26LS33M	16	Quad Line Receiver	883, MLS	NS JMSSS10/33001	CDIP, LCC, FF
DS78C20	14	Dual Line Receiver	883	BCA 27014QS	CDIP
DS78C120	16	Dual Line Receiver	883, MLS	V SSSXXAAV	CDIP, FP
DS78LS120	16	Dual Line Receiver	883, MLS	Legend	CDIP, FP
DS9636AM	8	Dual Line Driver	883	5962-8752301xA	CDIP 214
DS9637AM	8	Dual Line Receiver	883	5962-8752401xA	CDIP-107S
DS9638M	8	Dual Line Driver	883, MLS	5962-8754601xA	CDIP A
TIA/EIA-485		Tueson	Location	= Assembly Code	Z
DS16F95	8	Single Transceiver	883, MLS	5962-8961501xA	CDIP, LCC, FF
DS96F172M	16	Quad Line Driver	MIL	5962-9076501MxA	CDIP, LCC, FF
DS96F173M	16	Quad Line Receiver	883	5962-9076602MxA	CDIP, LCC, FF
DS96F174M	bo 16eeV	Quad Line Driver	883, MLS	5962-907502MxA	CDIP, LCC, FF
DS96F175M	16	Quad Line Receiver	883, MLS	5962-9076601MxA	CDIP, LCC, FF
GENERAL PUR	POSE	performed	Veilous	Class	shald
DS1603	solla refo	Dual TRI-STATE Line Receiver	883 / 2021-0	)	CDIP
DS7820	14 14 MIN	Dual Line Receiver	883, MLS		CDIP, FP
DS7820A	14 be	Dual Line Receiver	883, MLS		CDIP, FP
DS7830	16	Dual Differential Line Driver	883, MLS		CDIP, FP
DS7831	1684	Dual Differential TRI-STATE Line D	river 883	8004101xX	CDIP, FP
DS7832	16 A	Dual Differential TRI-STATE Line D	river 883	8004102xA	CDIP, FP
DS9615M	16	Dual Differential Line Receiver	883, MLS	10404*	CDIP, FP
DS9622M	09016	Triple Line Receiver	883	5962-8752201xA	CDIP, LCC, FF
DS55107A	1 011419	Dual Line Receiver	883	10401*	CDIP
DS55110A	14 15	V Dual Line Driver	883	1	CDIP
DS55113	16	Dual Differential TRI-STATE Line D	river 883		CDIP
DS55115	16	Dual Differential Line Receiver	883, MLS	10404*	CDIP, FP
		Triple Line Receiver	883		CDIP
MM78C29	14	Quad Single-Ended Line Driver	883		CDIP, FP
	14	Dual Differential Line Driver	883		CDIP

#### PACKAGING KEY:

Code	Suffix	Description				
CDIP	J, D	Ceramic Dual-in-Line				
LCC	E	Leadless Chip Carrier (Ceramic)				
FP	W	Flatpak (Dual-in-Line, Ceramic)				





# Military/Aerospace Programs from National Semiconductor

The following is intended to provide a brief overview of military products available from National Semiconductor. For further information, refer to our *Reliability Handbook*.

### MIL-I-38535

National Semiconductor's Mil/Aero Division has received QML approval for the FAB and Assembly sites manufacturing Military Aerospace devices. The following section regarding MIL-M-38510 is undergoing revision and is expected to eventually merge into the MIL-I-38535 QML program. Please contact your local sales office for further details regarding this qualification timeline and status.

# TABLE A. QML Marking Code NS JM38510/33001 BCA 27014QS A ZSXXYYA

		Legend 2JM 888
NS 9100	= Axt	Corporate Logo
27014	<ul> <li>Axt</li> </ul>	Cage Code
CDIP A	= Axt	ESD Indicator (as applicable)*
Z	=	Assembly Code Location
SS	=	Wafer Fab/Sort Data Code**
XXYY	= /00.1	Calendar Year/Seal Week***
Q	_ /OOM T	QML Processing
S	= AXINIS	Test Location

#### \*ESD Indicator Codes

	Mark	Class	Voltage	
	CDIP A	1	0-1999V	
	$\Delta\Delta$	2	2000-3999V	
	CDI <u>P. 2</u> P	3	≥ 4000V	
_			Contract of the Contract of th	-

#### \*\*Assembly Code Locations

Country		Code
Bangkok		Besoprise
Combined Country of Origin		Characac
Cebu Philippines		D4129680
Hong Kong		TIA/EIA-N22/423
Indy Electronics		Wirestan
Japan word enil bau0		NJ coaseo
Korea legel en i beug		M/Essossa
Malacca Mid and hour		0826F3 M.
Mountain View		Na Flasso
Pantronix CanadasaO		DS26LS7AM
Penang Pe		OSSELSOM V
Philippines 1991 band		DSS6ITS3HW   PAR
Puyallup		G)S08780
Salt Lake		08780129
Santa Clara	16	021878430
Singapore		S 363626
South Portland		Z
Taiwan Taiwan		TASSESS
Tucson		TIA/EIA-Y85
United Kingdom		Unemarke
Outside Vendor	161	MN 143820

#### \*\*\*Calendar/Seal Week Codes

2nd digit:	Last digit of the year wafer sort was performed				
3rd digit:	Alpha character indicating the calendar quarter in which wafer sort was performed.				
	Character	Months	Weeks		
	A	Jan-Mar	13		
		April-June	14-26		
	-	July-Sept	27-39		
	enil Dat	Oct-Dec	40-53		
	GF	Prior to 1988			
4th & 5th digits:	Calendar Ye	ear M			
6th & 7th digits:	Sealweek				
8th digit:	Alphacharacter indicating the lot is a				

38510 Package Designation	Microcircuit Industry  Description
A	14-Pin 1/4" x 1/4" (Metal) Flatpack
В	14-Pin 3/16" x 1/4" (Metal) Flatpack
C	14-Pin 1/4" x 3/4" Dual-In-Line
D	14-Pin 1/4" x 3/8" (Ceramic) Flatpack
E	16-Pin 1/4" x 7/8" Dual-In-Line
F	16-Pin 1/4" x 3/8" (Metal or Ceramic) Flatpack
G	8-Pin TO-99 Can or Header
Н	10-Pin 1/4" x 1/4" (Metal) Flatpack
1	10-Pin TO-100 Can or Header
J	24-Pin 1/2" x 11/4" Dual-In-Line
K	24-Pin 3/8" x 5/8" Flatpack
L	24-Pin 1/4" x 11/4" Dual-In-Line
M	12-Pin TO-101 Can or Header
N	(Note 1)
P	8-Pin 1/4" x 3/8" Dual-In-Line
Q	40-Pin 3/16" x 21/16" Dual-In-Line
R	20-Pin 1/4" x 11/16" Dual-In-Line
S	20-Pin 1/4" x 1/2" Flatpack
T	(Note 1)
U	(Note 1)
V	18-Pin 3/8" x 15/16" Dual-In-Line
W	22-Pin 3/8" x 11/8" Dual-In-Line
X	(Note 1)
Y	(Note 1) lave. I grinsance en
Z	(Note 1)
2	20-Terminal 0.350" x 0.350" Chip Carrier
3	28-Terminal 0.450" x 0.450" Chip Carrier

Note 1: These letters are assigned to packages by individuals MIL-M-38510 detail specifications and may be assigned to different packages in different specifications.

## **DESC Specifications**

DESC specifications are issued to provide standardized versions of devices which are not yet available as JAN product. MIL-STD-883 Class B screening is coupled with tightly controlled electrical specifications which have been written to allow a manufacturer to use his standard electrical tests. A current listing of National's DESC specification offerings can be obtained from our franchised distributors, sales representatives, of DESC. DESC is located in Dayton, Ohio.

#### MIL-STD-883

Although originally intended to establish uniform test methods and procedures, MIL-STD-883 has also become the

cluded are design and construction criteria, documentation controls, electrical and mechanical screening requirements, and quality control procedures. Details can be found in paragraph 1.2.1 of MIL-STD-883.

National offers both 883 Class B and 883 Class S product. The screening requirements for both classes of product are outlined in Table III.

As with DESC specifications, a manufacturer is allowed to use his standard electrical tests provided that all critical parameters are tested. Also, the electrical test parameters, test conditions, test limits, and test temperatures must be clearly documented. At National Semiconductor, this information is available via our RETS (Reliability Electrical Test Specification Program). The RETS document is a complete description of the electrical tests performed and is controlled by our QA department. Individual copies are available upon request.

Some of National's older products are not completely compliant with MIL-STD-883, but are still required for use in military systems. These devices are screened to the same stringent requirements as 883 product, but are marked "-MIL".

# **Military Screening Program (MSP)**

National's Military Screening Program was developed to make screened versions of advanced products such as gate arrays and microprocessors available more quickly than is possible for JAN and 883 devices. Through this program, screened product is made available for prototypes and breadboards prior to or during the JAN or 883 qualification activities. MSP products receive the 100% screening of Table III, but are not subjected to Group C and D quality conformance testing. Other criteria such as electrical testing and temperature range will vary depending upon individual device status and capability.

# Reliability Electrical Test Specifications (RETS)

National has implemented the first realtime, electronic catalog of military test specifications called RETS.

Included in this computerized directory is a detailed listing of the electrical tests performed on all military devices qualified by National, including forcing functions, test limits and temperature ranges.

Call your local National sales office for essential up-to-theminute information on device testing.

Class B	Class S		Class B	
tpeA bottett tpaA	Bodiski Method	Reqt	Method	Reqt
3.1.1 Wafer Lot Acceptance (Note	) 4101 5007	All Lots	lac	a ar.r.
3.1.2 Nondestructive Bond Pull	2023	100%	Fine	10
3.1.3 Internal Visual (Note 2)	2010, Test Condition A	100%	2010, Test Condition B	100%
3.1.4 Temperature Cycling (Note 3)	1010, Test Condition C	100%	1010, Test Condition C	100%
3.1.50 Constant Acceleration	2001, Test Condition E (Min) Y <sub>1</sub> Orientation Only	100%	2001, Test Condition E (Min) Y <sub>1</sub> Orientation Only	3 91.1. A 100%
3.1.6 Visual Inspection (Note 4)	microsis VOOR traditional to intercentations	100%	ASS.  I have sough the conference that the force for species	100%
3.1.7 Particle Impact Noise Detection (PIND)	n 2020, Test Condition A	100% (Note 5)	niess afharwiss specified, at the manufact Memal visual (Method 5004), prior to seals	Mate 25 U following
3.1.8 Serialization	shock Melhod 1011, test condition A, ntellinuo ophio talunos may be conducted after ench o	100% (Note 6)	or Class & devices, this tost may be replect the manufacturer's opport, visual inspec	Note & F
3.1.9 Pre Burn-In Electrical Parameters	In accordance with Applicable Device Specification	100% (Note 7)	In accordance with Applicable Device Specification	100% (Note 8
3.1.10 Burn-In Test stamming lectucole of athernatives and the profession at the profession conference of the profession conference	1015 (Note 9) 240 Hours at 125°C Minimum	100%	1015 160 Hours at 125°C Minimum	100%
3.1.11 Interim (Post-Burn-In) Electric Parameters	In accordance with Applicable Device Specification	100% (Note 7)	ynamic ours-in only. Test pornition P of M Teverse bias burn-in (see 3.1 12) is a requir they relevate this vivus author sensitivity	Hote 90 D
3.1.12 Reverse Bias Burn-In (Note 10	1015; Test Condition A or C, 72 Hours at 150°C Minimum	100%	ontitled. The order of performing the burn Functional feets shall be conducted at input, (min) + 20%, -0%; V <sub>IL</sub> = V <sub>IL</sub> (mad +0). The this trout valence even but shall be at	3.1.11 are Bloke 115 Vpg = Va
3.1.13 Interim (Post Burn-In) Electric Parameters	In accordance with Applicable Device Specification	100% (Note 7)	In accordance with Applicable Device Specification	100% (Note 8
3.1.14 Percent Defective Allowable (PDA) Calculation	5%, 3% Functional Parameters at 25°C	All Lots	(9). For othera S devices, the time and gro- sural (9.1.19), in ac%5, for otheram B and	All
3.1.15 Final Electrical Test  a. Static Tests  1. 25°C (Subgroup 1, Table I, 5005)	In accordance with Applicable Device Specification	100%	In accordance with Applicable Device Specification	100%
Maximum and Minimum     Rated Operating     Temperature (Subgroup     2, 3, Table I, 5005)     Dynamic or Functional Tes     (Note 11)	A.F.C spile exceptive you out the fact (femilian) to spile you of the Solid spile of the second spile of the specific device class and for specific and the specific device of the spile of	100%	e i carriera during electricas tast. The radiographic (see 3.1.17) encoch may i Dniy one view la required for flat packingos Barrobas shajil he selected for flat picking in aci Barrobas shajil he selected for facility in aci Bramat visual shall be performed on the lot sequent to qualification or quality conform	100%
1. 25°C (Subgroup 4 or 7, Table I Method 5005)	Acceptable glass meniscue obipouts are failne	100%	recontrolling sales due to accoment glasse must in accordance with applicable group II thin the region one-half the distance from	100%
2. Minimum and Maximum Rated Operating Temperature (Subgroups 5 and 6, or Table I Method 5005)	filed in purchase order or contract. Letcif up a hurer's option, latch-up sursen may be up door 8.	100%	Rediation latch-up screen shall be conductly when latch-up is physically not possible.	100%
c. Switching Tests 25°C (Subgroup 9, Table I, Method 5005)		100%		100%

\*Note: These requirements are per MIL-STD-883 Revision D, notice 1 dated June 1, 1993. All requirements are subject to change of the latest revision of MIL-STD-883.

#### TABLE III. Classes S and B Screening\* (Continued)

	Class B	8 88	stO	Clas	sS		Cla	ss B
speR	Screen		Method	Method		Reqt	Method	Reqt
3.1.16	Seal	afoJ IIA	5007	1014	(1 e)	100%	00/1014191	8W100%8
	a. Fine	100%	2023			(Note 12)	ndestruotiv	(Note 12)
	b. Gross		2010 Tod			/C atold)	InvaiV Inme	sted D. J. D.
3.1.17	Radiographic (Note 13)	10096	2012 Tw	o Views (No	te 14)	100%		
3.1.18	Qualification or Quality Conformance Sample Selection	Inspection Test	1010, Test Sondition (		(8)	(Note 15)	nperature (	(Note 15)
3.1.19	External Visual (Note 16)		2001, Test	2009		100%	2009	100%
3.1.20	Radiation Latch-Up (Note 17)	98001	ondibnot V minn	1020		100%	1020	100%
			1 (1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1					

\*Note: These requirements are per MIL-STD-883 Revision D, notice 1 dated June 1, 1993. All requirements are subject to change of the latest revision of MIL-STD-883.

Note 1: All lots shall be selected for testing in accordance with the requirements of Method 5007 herein.

Note 2: Unless otherwise specified, at the manufacturer's option, test samples for Group B, bond strength (Method 5005) may be randomly selected prior to or following internal visual (Method 5004), prior to sealing provided all other specification requirements are satisfied (e.g., bond strength requirements shall apply to each inspection lot, bond failures shall be counted even if the bond would have failed internal visual exam).

Note 3: For Class B devices, this test may be replaced with thermal shock Method 1011, test condition A, minimum.

Note 4: At the manufacturer's option, visual inspection for catastrophic failures may be conducted after each of the thermal/mechanical screens, after the sequence or after seal test. Catastrophic failures are defined as missing leads, broken packages, or lids off.

Note 5: See MIL-I-38535, 40.6.3. The PIND test may be performed in any sequence after 3.1.4 and prior to 3.1.13.

Note 6: Class S devices shall be serialized prior to initial electrical parameter measurements.

Note 7: Post burn-in electrical parameters shall be read and recorded (see 3.1.13, subgroup 1). Pre burn-in or interim electrical parameters (see 3.1.9 and 3.1.11) shall be read and recorded only when delta measurements have been specified as part of post burn-in electrical measurements.

Note 8: When specified in the applicable device specification, 100 percent of the devices shall be tested for those parameters requiring delta calculations.

Note 9: Dynamic burn-in only. Test condition F of Method 1015 shall not apply.

Note 10: Reverse bias burn-in (see 3.1.12) is a requirement only when specified in the applicable device specification and is recommended only for a certain MOS, linear or other microcircuits where surface sensitivity may be of concern. When reverse bias burn-in is not required, interim electrical parameter measurements 3.1.11 are omitted. The order of performing the burn-in (see 3.1.10) and the reverse bias burn-in may be inverted.

Note 11: Functional tests shall be conducted at input test conditions as follows:

 $V_{IH} = V_{IH}(min) + 20\%, -0\%$ ;  $V_{IL} = V_{IL}(max) + 0\%, -50\%$ ; as specified in the most similar military detail specification. Devices may be tested using any input voltage within this input voltage range but shall be guaranteed to  $V_{IH}(min)$  and  $V_{IL}(max)$ .

CAUTION: To avoid test correlation problems, the test system noise (e.g., testers, handlers, etc.) should be verified to assure that V<sub>IH</sub>(min) and V<sub>IL</sub>(max) requirements are not violated at the device terminals.

Note 12: For Class B devices, the fine and gross seal tests (3.1.16) shall be performed separately or together, between constant acceleration (3.1.5) and external visual (3.1.19). For class S devices, the fine and gross seal tests (3.1.16) shall be performed separately or together, between final electrical testing (3.1.15) and external visual (3.1.19). In addition, for classes S and B devices, all device lots (sublots) having any physical processing steps (e.g., lead shearing, lead forming, solder dipping to the glass seal, change of, or rework to, the lead finish, etc.) performed following seal (3.1.16) or external visual (3.1.19) shall be retested for hermeticity and visual defects. This shall be accomplished by performing, and passing, as a minimum, a sample seal test (Method 1014) using an acceptance criteria of a quantity (accept number) of 116(0), and an external visual inspection (Method 2009) on the entire inspection lot (sublot). For devices with leads that are not glass-sealed and that have a lead pitch less than or equal to 1.27mm (0.050 inch), the sample seal test shall be performed using an acceptance criteria of a quantity (accept number) of 15(0). If the sample falls the acceptance criteria specified, all devices in the inspection lot represented by the sample shall be subjected to the fine and gross seal tests and all devices that fail shall be removed from the lot for final acceptance. For class S devices, with the approval of the qualifying activity, an additional room temperature electrical test may be performed subsequent to seal (3.1.16), but before external visual (3.1.19) if the devices are installed in individual carriers during electrical test.

Note 13: The radiographic (see 3.1.17) screen may be performed in any sequence after 3.1.8.

Note 14: Only one view is required for flat packages and leadless chip carriers having lead (terminal) metal on four sides.

Note 15: Samples shall be selected for testing in accordance with the specific device class and lot requirements of Method 5005. See 3.5 of Method 5005.

Note 16: External visual shall be performed on the lot any time after 3.1.17 and prior to shipment, and all shippable samples shall have external visual inspection at least subsequent to qualification or quality conformance inspection testing. Exposed underplate or base metal on leads of hard glass seals, bead seals, or individual feedthrough seals due to acceptable glass meniscus chipouts shall not be considered rejectable provided salt atmosphere test requirements (Method 1009) are met in accordance with applicable group D requirements. Acceptable glass meniscus chipouts are defined as chipouts in the glass meniscus that are located within the region one-half the distance from the lead to the case.

Note 17: Radiation latch-up screen shall be conducted when specified in purchase order or contract. Latch-up screen is note required for SOS, SIO, and DI technology when latch-up is physically not possible. At the manufacturer's option, latch-up screen may be conducted at any screening operation step after seal.

(Subgroups 5 and 6, or 8, Table I Method 5005)
(Subgroup 5, Table I, Switching Tests 25°C (Subgroup 8, Table I, Method 5005)

\*Note: These requirements are per MIL-STD-883 Revision D, notice 1 dated June 1, 1893. All requirements are subject to change of the latest revision of MIL-STD-869.

	Subgroup 1 Static Tests at 25°C	1016	Inioin	b. Internal Water-Vapor Cr (Notes 2 and 3)
	Subgroup 2 Static Tests at Maximum Rated Operating	Temperature		Subgroup 2 (Note 5) a. Resistence to Solvents
	Subgroup 3 Static Tests at Minimum Rated Operating	Temperature	labinar	b. Internal Visual and Med
LTPD = 10 (Note 6)	Subgroup 4  Dynamic Tests at 25°C	2011		c. Bond Strength 1. Thermocompression
	Subgroup 5  Dynamic Tests at Maximum Rated Operat	ing Temperatu	re	2. Ultrasonic 3. Pip-Chip 4. Beem Lead
	Subgroup 6  Dynamic Tests at Minimum Rated Operation	ng Temperatu		d. Die Shear Teet or Subst Attach Strength Test
	Subgroup 7 Functional Tests at 25°C	10 6003		Subgroup 3 Solderability (Note 7)
	Subgroup 8A Functional Tests at Maximum Rated Opera	ating Tempera	tures	Subgroup 4 (Note 2) a. Lead Intogrity (Note 8)
	Subgroup 8B Functional Tests at Minimum Rated Opera	iting Temperat	ures	b. Seat 1. Fine 2. Gross
	Subgroup 9 ekitsoiligga &A Switching Tests at 25°C	2024		c. Lid Torque (Note 9)
	Subgroup 10 Switching Tests at Maximum Rated Opera	ting Temperat	ure	e. End-Point Electrical     Perameters (Note 11)     b. Steady State Life (Note
	Subgroup 11 Switching Tests at Minimum Rated Operat	ing Temperatu	ıre	c. End-Point Electrical Perameter (Note 11)

\*Note: These requirements are per MIL-STD-883 Revision D, notice 1 dated June 1, 1993. All requirements are subject to change of the latest revision of

Note 1: The specific parameters to be included for tests in each subgroup shall be as specified in the applicable acquisition document. Where no parameters have been identified in a particular subgroup or test within a subgroup, no group A testing is required for that subgroup or test to satisfy group A requirements.

Note 2: At the manufacturer's option, the applicable tests required for Group A testing (see Note 1) may be conducted individually or combined into sets of tests, subgroups (as defined in Table I), or sets of subgroups. However, the munufacturer shall predesignate these groupings prior to Group A testing. Unless otherwise specified, the individual tets, subgroups, or sets of tests/subgroups may be performed in any sequence.

Note 3: The sample plan (quantity and accept number) for each test, subgroup, or set of tests/subgroups as predesignated in Note 2, shall be 116/0.

Note 4: A greater sample size may be used at the manufacturer's option; however, the accept number shall remain at zero. When the (sub)lot size is less than the required sample size, each and every device in the (sub)lot shall be inspected and all failed devices removed from the (sub)lot for final acceptance of that test, subgroup, or set of tests/subgroups, as applicable.

Note 5: If any device in the sample fails any parameter in the test, subgroup, or set of tests/subgroups being sampled, each and every additional device in the (sub)lot represented by the sample shall be tested on the same test set-up for all parameters in that test, subgroup, or set of tests/subgroups for which the sample was selected, and all failed devices shall be removed from the (sub)lot for final acceptance of that test, subgroup, or set of tests/subgroups, as applicable. For class S only, if this testing results in a percent defective greater than 5 percent, the (sub)lot shall be rejected, except that for (sub)lots previously unscreened to the tests that caused failure of this percent defective, the (sub)lot may be accepted by resubmission and passing the failed individual tests, subgroups, or set of tests/ subgroups, as applicable, using a 116/0 sample.

b. Internal Water-Vapor Content (Notes 2 and 3)	1018	5,000 ppm Maximum Water Content at 100°C	2(0) 3(0) or 5(1) (Note 4)
Subgroup 2 (Note 5) a. Resistance to Solvents	2015		3(0)
b. Internal Visual and Mechanical	2013, 2014	Failure Criteria from Design and Construction Requirements of Applicable Acquisition Document	2(0)
c. Bond Strength 1. Thermocompression	2011	1. Test Condition C or D Tomony C	LTPD = 10 (Note 6)
2. Ultrasonic 3. Flip-Chip 4. Beam Lead	ating Temperalu	2. Test Condition C or D 3. Test Condition F 4. Test Condition H 5 sleet Simony C	
d. Die Shear Test or Substrate	ting Temperatu	In accordance with Method 2019 or 2027 for the Applicable Die Size	3(0)
Subgroup 3 Solderability (Note 7)	2003 or 2022	Soldering Temperature of 245°C ±5°C	LTPD = 10
Subgroup 4 (Note 2)	made raling	Subgroup 8A	LTPD = 5
a. Lead Integrity (Note 8) b. Seal	2004 1014	Test Condition B <sub>2</sub> , Lead Fatigue As applicable	
1. Fine 2. Gross	nating Tempara	Functional Tests at Minimum Rated Ope	
c. Lid Torque (Note 9)	2024	As applicable 9 quotedus	
Subgroup 5 (Note 10) a. End-Point Electrical Parameters (Note 11) b. Steady State Life (Note 12) c. End-Point Electrical Parameter (Note 11)	1005	As Specified in the Applicable Device Specification Test Condition C, D, or E As specified in the applicable device specification	LTPD = 5
Subgroup 6  a. End-Point Electrical  Parameters  b. Temperature Cycling		Condition C, 100 Cycles Minimum	IIL-STD-883.
c. Constant Acceleration d. Seal 1. Fine	2001 1014	Test Condition E: Y1 Orientation Only	seclified, the individual teta, subgr
Fine     Gross     End-Point Electrical     Parameters	s/subgroups as prin number shall remar levices removed file	As Specified in the Applicable Device Specification	oto 3: The sample plan (quantity ote 4: A greater sample size may quired sample size, each and ex sharpup, or set of tests/subgroup

\*Note: These requirements are per MIL-STD-883 Revision D, notice 1 dated June 1, 1993. All requirements are subject to change of the latest revision of MIL-STD-883.

Note 1: Electrical reject devices from that same inspection lot may be used for all subgroups when end-point measurements are not required, provided that the rejects are processed identically to the inspection lot through pre burn-in electricals and provided the rejects are exposed to the full temperature/time exposure of burn-in.

Note 2: Not required for qualification or quality conformance inspections where Group D inspection is being performed on samples from the same inspection lot.

Note 3: This test is required only if it is a glass-frit-sealed package. Unless handling precautions for beryllia packages are available and followed Method 1018, procedure 3 shall be used. See Note 6 of Table IV.

Note 4: Test three devices; if one fails, test two additional devices with no failures. At the manufacturer's option, if the initial test sample (i.e., three or five devices) fails, a second complete sample may be tested at an alternate laboratory that has been granted current suitability status by the qualifying activity. If this sample passes, the lot shall be accepted provided the devices and data from both submissions is submitted to the qualifying activity along with five additional devices from the same lot.

Note 5: Resistance to solvents testing required only on devices using inks or paints as a marking medium.

Note 6: Unless otherwise specified, the LTPD sample size for conditions C and D is the number of bond pulls selected from a minimum number of four devices, and for condition F or H is the number of dice (not bonds).

Note 7: All devices submitted for solderability test shall be in the lead finish that will be on the shipped product and which has been through the temperature/time exposure of burn-in except for devices which have been hot solder dipped or undergone tin fusing after burn-in. The LTPD applies to the number of leads inspected except in no case shall less than three devices be used to provide the number of leads required.



#### TABLE V. Group B Tests for Class S Devices\* (Note 1) (Continued)

Note 8: The LTPD of 5 for lead integrity shall be based on the number of leads or terminals tested and shall be taken from a minimum of three devices. All devices required for the lead integrity test shall pass the seal test and lid torque test, if applicable (see Note 9), in order to meet the requirements of subgroup 4. For pin grid array leads and rigid leads, use Method 2028. For leaded chip carrier packages, use condition B1. For leadless chip carrier packages only, use test condition D and a LTPD of 15 based on the number of pads tested taken from three devices minimum. Seal test (subgroup 46) need be performed only on packages having leads exiting through a glass seal.

Note 9: Lid torque test shall apply only to glass-frit-sealed packages.

Note 10: The alternate removal-of-bias provisions of 3.3.1 of Method 1005 shall not apply for test temperature above +125°C.

Note 11: Read and record group A subgroups 1, 2, and 3. A and a ballocate A

Note 12: The same test temperature that was used for burn-in shall be used for the steady-state life test.

Note 13: Subgroup 7 has been deleted from Table V. The requirements for ESD testing are specified in MIL-M-38510.

# TABLE VI. Group B Tests for Class B\* (Notes 1 and 2)

District / (Accept No.	TABLE VI. GIO	app rests for oldss b (Hotes raila	
G9TJ 10 Test	noimb	MIL-STD-883 bordeld	Quantity/(Accept No.)
Test	Method	Condition	SubgroundTare 2)
Subgroup 2 (Note 3) a. Resistance to Solvents	(0.2015	2004 Test Condition Ba	Subgroup (0), Este 2) a. Lead Integrity (Note 3)
Subgroup 3 a. Solderability (Note 4)	2003 or 2022	Soldering Temperature of 245°C ±	25 OI US
Subgroup 5 a. Bond Strength (Note 5) 1. Thermocompression 2. Ultrasonic or Wedge 3. Flip-Chip 4. Beam Lead	s a Minimum, n 1102 100 Cycles Minim r visual 1004 and 1010	1. Test Condition C or D 2. Test Condition C or D 3. Test Condition F 4. Test Condition H	Subgroup 2 (Note 5)  a. Thermal Shock  b. Temperature Cycling  c. Moisture Resistance (Note 6)  d. Visual Examination  e. Seal

\*Note: These requirements are per MIL-STD-883 Revision D, notice 1 dated June 1, 1993. All requirements are subject to change of the latest revision of MIL-STD-883.

Note 1: Electrical reject devices from the same inspection lot may be used for all subgroups when end-point measurements are not required provided that the rejects are processed identically to the inspection lot through pre burn-in electricals and provided the rejects are exposed to the full temperature/time exposure of burn-in.

Note 2: Subgroups 1, 4, 6, 7, and 8 have been deleted from this table. For convenience, the remaining subgroups will not be renumbered.

Note 3: Resistance to solvents testing required only on devices using inks or paints as the marking or contrast medium.

Note 4: All devices submitted for solderability test shall be in the lead finish that will be on the shipped product and which has been through the temperature/time exposure of burn-in except for devices which have been hot solder dipped or undergone tin fusing after burn-in. The LTPD for solderability test applies to the number of leads inspected except in no case shall less than three devices be used to provide the number of leads required.

Note 5: Test samples for bond strength may, at the manufacturer's option, unless otherwise specified, be randomly selected prior to or following internal visual (PRESEAL) inspection specified in Method 5004, prior to sealing provided all other specifications requirements are satisfied (e.g., bond strength requirements shall apply to each inspection lot, bond strength samples shall be counted even if the bond would have failed internal visual exam). Unless otherwise specified, the LTPD sample size for condition C or D is the number of bond pulls selected from a minimum number of four devices, and for condition F or H is the number of dice (not bonds) (see Method 2011).

36 e.	Test Condition A Minimum in accordance with visual criteria of Method 1009	1009	Subgroup 5 (Note 2) a. Sait Atmosphere (Note 6) b. Visual Examination
		1014	c. Seal 1. Fine 2. Gross (Note 7)
3(0) or 5(1) (Note 10)	5,000 ppm Maximum Water Content at 100°C	1018	Subgroup 6 (Note 2) a. Internal Water-Vapor Content
ar		2025	Subgroup 7 (Note 2) a. Adhesion of Lead Finish (Notes 11 and 12)
5 (0)			

HENCE TRIBED REQUIREMENTS (RE DOI MILE-OFF-200 PERSONAL OF RUMBER I LIEURE OURS IT, 1900. AN REQUIREMENTS OF OURSELING OF THE INTERIOR PERSONAL PROPERTY OF THE INTERIOR PERSONA

Note 1: In-tine monitor data may be substituted for subgroups D1, D2, D6, D7 and D8 upon approval by the qualifying activity. The monitor shall be performed by package type and to the specified subgroup test monitor(s). The monitor sample shall be taken at a point where no further parameter change occurs, using a sample series and fraquency of equal or greater swelfly that specified in the perfouence sample such an advantage of the specified of

TABLE	VII. Group C (E	Die-Related Tests) (For Class B Only)*		
tean from a minurum of three devices. All devices or meet the multicement test devices 4. For pin orto	so liarle bon balant	MIL-STD-883	Quantity/(Accept No.)	
o meet the requirement <b>Test</b> group 4. For pln grid chip cerrier prokeges only, use test concilion D and	Method	non 2028. For leading condition about 107 2028 both	or LTPD	
Subgroup 1 a. Steady-State Life Test	1005	Test Condition to be Specified (1,000 Hours at 125°C or Equivalent	e LTPO of 15 based on the number exiting through a glate sent. Note 0: Lid torque test shall apply:	
b. End-Point Electrical Parameters	for test temperatur	in Accordance with Table I) As specified in the Applicable Device Specification	Note 10: The alternate removal or Note 11: Read and record group A Note 12: The sume test temperature.	

TABLE VIII	. Group D	(Package-Related	Tests for	All Classes)*
------------	-----------	------------------	-----------	---------------

Test	s ( selon) "6	MIL-STD-883	Quantity/(Accept No.
(John Managarana)	Method	288-2178-Jilli Condition	or LTPD
Subgroup 1 (Note 2) a. Physical Dimensions	2016	Method Co	15
Subgroup 2 (Note 2) a. Lead Integrity (Note 3)	2004	Test Condition B <sub>2</sub> (Lead Fatigue)	Subgroup 2 (Note 3) a. Resistance to Solvents
b. Seal (Note 4) 1. Fine 2. Gross	1014	As Applicable	Subgroup 3 a. Solderability (Note 4)
Subgroup 3 (Note 5) a. Thermal Shock	1011	Test Condition B as a Minimum, 15 Cycles Minimum	Subgroup 11
b. Temperature Cycling c. Moisture Resistance (Note 6)	1010 1004	Test Condition C, 100 Cycles Minimum	Themocompression     Ultrasoric or Wedge
d. Visual Examination e. Seal	1014	In accordance with visual criteria of Method 1004 and 1010 As Applicable	3, Flip-Chip 4, Beam Lead
1. Fine 2. Gross (Note 7) f. End-point Electrical Parameters (Note 8)		As specified in the Applicable Device Specification	tota: These requirements are per it.sTD-863. cts 1: Electrical reject devices the
Subgroup 4 (Note 5) a. Mechanical Shock b. Vibration, Variable Frequency c. Constant Acceleration d. Seal 1. Fine	2002 2007 2001	(See Note 3), Y <sub>1</sub> Orientation Only As Applicable	ges 2: Resistance to solvents tertifications and devices submitted for uplay gesture of burn-in except for descention of leads inspected except for devices.
Cross     e. Visual Examination     f. End-Point Electrical Parameters	(Note 9)	As Specified in the Applicable Device Specification	RESEAL) Inspection specified in M
Subgroup 5 (Note 2) a. Salt Atmosphere (Note 6) b. Visual Examination	1009	Test Condition A Minimum In accordance with visual criteria of Method 1009	15
c. Seal 1. Fine 2. Gross (Note 7)	1014	As Applicable	
Subgroup 6 (Note 2) a. Internal Water-Vapor Content	1018	5,000 ppm Maximum Water Content at 100°C	3(0) or 5(1) (Note 10)
Subgroup 7 (Note 2) a. Adhesion of Lead Finish (Notes 11 and 12)	2025		15
Subgroup 8 a. Lid Torque (Notes 2 and 13)	2024		5 (0)

<sup>\*</sup>Note: These requirements are per MIL-STD-883 Revision D, notice 1 dated June 1, 1993. All requirements are subject to change of the latest revision of MIL-STD-883.

Note 1: In-line monitor data may be substituted for subgroups D1, D2, D6, D7 and D8 upon approval by the qualifying activity. The monitors shall be performed by package type and to the specified subgroup test method(s). The monitor sample shall be taken at a point where no further parameter change occurs, using a sample size and frequency of equal or greater severity than specified in the particular subgroup. This in-line monitor data shall be traceable to the specific inspection lot(s) represented (accepted or rejected) by the data.

Note 2: Electrical reject devices from that same inspection lot may be used for samples.

#### TABLE VIII. Group D (Package-Related Tests for All Classes) (Continued)

Note 3: The LTPD of 5 for lead integrity shall be based on the number of leads or terminals tested and shall be taken from a minimum of three devices. All devices required for the lead integrity test shall pass the seal test if applicable (see Note 4) in order to meet the requirements of subgroup 2. For leaded chip carrier packages, use condition B1. For pin grid array leads and rigid leads, use Method 2028. For leadless chip carrier packages only, use test condition D and an LTPD of 15 based on the number of pads tested taken from three devices minimum.

Note 4: Seal test (Subgroup 2b) need be performed only on packages having leads exiting through a glass seal.

Note 5: Devices used in Subgroup 3, "Thermal and Moisture Resistance" may be used in Subgroup 4, "Mechanical".

Note 6: Lead bend stress initial conditioning is not required for leadless chip carrier packages.

Note 7: After completion of the required visual examinations and prior to submittal to Method 1014 seal tests, the devices may have the corrosion by-products removed by using a bristle brush.

Note 8: At the manufacturer's option, end-point electrical parameters may be performed after moisture resistance and prior to seal test.

Note 9: Visual examination shall be in accordance with Method 1010 or 1011.

Note 10: Test three devices; if one fails, test two additional devices with no failures. At the manufacturer's option, if the initial test sample (i.e., three or five devices) fails a second complete sample may be tested at an alternate laboratory that has been issued suitability by the qualifying activity. If this sample passes the lot shall be accepted provided the devices and data from both submissions is submitted to the qualifying activity along with five additional devices from the same lot.

Note 11: The adhesion of lead finish test shall not apply for leadless chip carrier packages.

Note 12: I TPD based on number of leads.

Note 13: Lid torque test shall apply only to packages which use a glass-frit-seal to lead frame, lead or package body (i.e., wherever frit seal establishes hermeticity or package integrity).

TABLE IX. Group E (Radiation Hardness Assurance Tests)\* (Note 1)

Reject lot if measurement	ebi	MIL-STD-883	Class	SooR lla	Class B	cias)
exceeds limites revert to test of each wafer.	Method	Miner iendin ielodin	Quantity/Accept Number	Notes (8	Quantity/Accept Number	Notes
Subgroup 1 (Note 2) Neutron Irradiation a. Qualification b. QCI Endpoint Electrical Parameters	1017 edisoru ebixoru diiw bes	25°C As specified in accordance with detail specification	a. 11(0) b. 11(0)	(Note 3) (Note 3)	a. 11(0) b. 11(0)	(Note 4) (Note 4)
Subgroup 2 (Note 5) Steady-State Total Dose Irradiation a. Qualification b. QCI Endpoint Electrical Parameters	not tarit er bin	25°C, Maximum Supply Voltage	a. 4(0) 2(0) b. 4(0) 2(0)	a. (Note 6) (Note 8) b. (Note 6) (Note 8)	b. 22(0)	(Note 7)
Subgroup 3 (Note 9) Transient Ionizing Irradiation Endpoint Electrical Parameters	1021	25°C and believed accordance with detail specification	11(0)	(Note 3)	11(0)	(Note 4)

\*Note: These requirements are per MIL-STD-883 Revision D, notice 1 dated June 1, 1993. All requirements are subject to change of the latest revision of MIL-STD-883.

Note 1: Parts used for one subgroup test may not be used for other subgroups but may be used for higher levels in the same subgroup. Total exposure shall not be considered cumulative unless testing is performed within the time limits of the test method. Group E tests may be performed prior to device screening.

Note 2: Waive neutron tests for MOS devices where neutron susceptability is less than 10<sup>13</sup> neutrons/cm<sup>2</sup> (e.g. charge coupled devices, BICMOS, etc.). When testing is required, the limit for neutron fluence shall be 2 x 10<sup>12</sup> neutrons/cm<sup>2</sup>.

Note 3: In accordance with wafer lot. If one part fails, seven additional parts may be added to the test sample with no additional failures allowed, 18(1).

Note 4: In accordance with inspection lot. If one part fails, seven additional parts may be added to the test sample with no additional failures allowed, 18(1).

Note 5: Class B devices shall be inspected using either the class B quantity/accept number criteria as specified, or by using the class S criteria on each wafer.

Note 6: In accordance with wafer for device types with less than or equal to 4,000 equivalent transistors/chip selected from the wafer at a radius approximately equal to two-thirds of the wafer radius, and spaced uniformly around this radius.

Note 7: In accordance with inspection lot. If one part fails, 16 additional parts may be added to the test sample with no additional failures allowed, 38(1).

Note 8: In accordance with wafer for device types with greater than 4,000 equivalent transistors/chip selected from the wafer at a radius approximately equal to two-thirds of the wafer radius and spaced uniformly around this radius.

Note 9: Upset testing during qualification on first QCI shall be conducted when specified in purchase order or contract. When specified, the same microcircuits may be tested in more than one subgroup.

performed after final polish. All readings s recorded. (Note 2)			All readings sha		6 mil minimum.	limits or revert to test of each wafer.
2. Metallization Thickness  MIL-STD-977 Method 5500. All readings shall be recorded.  All readings shall be recorded.  All readings shall be recorded.  All readings shall be recorded.  All readings shall be recorded.  All readings shall be recorded.  All readings shall be recorded.						One wafer (or monitor) per lot. Reject lot if measurement exceeds limits or revert to test of each wafer.  One wafer (or monitor) per lot. Reject lot if measurement exceeds limits or revert to test of each wafer.
3. Thermal stability (applicable to: All linear; all MOS; all bipolar digital operating at 10V or more)  MIL-STD-977, Method 2500. Record V <sub>FB</sub> or V <sub>T</sub> .						
(Note 4)	s. 11(0) b. 11(0)	(RetoVI) (Reta 3)	a. 11(0) d. 11(0)		operating at 10V or greater and all bipolar linear devices not containing MOS transistor(s). The monitor shall have an oxide and shall be metallized with the lot.	bubgroup 1 (Note 2) Neutron frædiation a. Qualification b. QOI Endpoint Electrical Parameters
	a. 22(0) b. 22(0)	(Note 6) (Note 6) (Note 6) (Note 8)	s. 4(0) 2(0) b. 4(0) 2(0)		b. ΔV <sub>FB</sub> or ΔV <sub>T</sub> ≤1.0V, normalized to an oxide thickness of 1,000Å for bipolar linear devices that operate above 5V and containing MOS transistor(s), and digital devices that operate above	ubgroup 2 (Note 5) Steady-State Total Dose Irradiation a. Qualification b. QCI Endpoint Electrical Parameters
	11(0)	(Note 3)			10V and containing MOS structures.  The V <sub>FB</sub> limit shall not be exceeded by the sum of the absolute values of the MOS oxide transistors and the metallization Δ. The	subgroup 3 (Note 9) Translent Ionizing Insolation Endpoint Electrical Parameters
		quengdue emae ent e			monitor(s) shall be oxidized and metallized with the lot. Separate monitors may be used for this test.	"Note: These requirements are per I Intl. STD-869. Water 1: Parts used for one subgroup to considered comulative unless testing i
		ohenge coupled de with no additional fall pic with no addition t, or by set no the cla	s, a) Smo\snortuen & a.s. on one of or or or or or or or or or or or or or		c. ∆V <sub>FB</sub> or V <sub>T</sub> ≤ 0.4V, normalized to an oxide thickness of 1,000Å for MOS devices. A monitor consisting of a gate oxide	Mote 2: Welve neuron tests for MOS totaling is required, the limit for neutron liberta. St. in accordance with water light lifety 4: in accordance with inspection Mote 5: Class D devices shalf be inapped to the econdance with water for acquel to two-thrise of the water radius

\*Note: These requirements are per MIL-STD-883 Revision D, notice 1 dated June 1, 1993. All requirements are subject to change of the latest revision of MIL-STD-883.

Note 1: Approved equivalent test methods may be used in lieu of the MIL-STD-977 reference method.

Note 2: This test is not required when the finished wafer design thickness is greater than 10 mil.

Note 3: Approved design nominal values or tolerances shall be submitted for line certification in accordance with DESC-EQM-42.

2
K
P
0
3
S
Ö
30
P
T
2
ğ
ra
3
S
-
0
Z
a
9
na
-
Se
ä
=
ö
3
duc
C
cto
×

TABLE X. Wafer Lot Acceptance Tests* (Continued)					
Test	Conditions (Note 1)	Limits (Note 3)	Sampling Plan		
4. SEM	MIL-STD-883, Method 2018.	MIL-STD-883, Method 2018.	MIL-STD-883, Method 2018. Lot acceptance basis.		
5. Glassivation thickness	MIL-STD-977, Method 5500. All readings shall be recorded.	6 kÅ minimum for $SiO_2$ and 2 kÅ for $Si_3N_4$ with maximum deviation of $\pm$ 20% from approved design nominal.	One wafer (or monitor) per lot. Reject lot if any measurement exceeds limits or revert to test of each wafer.		
Gold backing thickness (When applicable)	MIL-STD-977, Method 5500. All readings shall be recorded.	In accordance with approved design nominal thickness and tolerance.	One wafer (or monitor) per lot. Reject lot if any measurement exceeds limits or revert to test of each wafer.		

<sup>\*</sup>Note: These requirements are per MIL-STD-883 Revision D, notice 1 dated June 1, 1993. All requirements are subject to change of the latest revision of MIL-STD-883.

Note 1: Approved equivalent test methods may be used in lieu of the MIL-STD-977 reference method.

Note 2: This test is not required when the finished wafer design thickness is greater than 10 mil.

Note 3: Approved design nominal values or tolerances shall be submitted for line certification in accordance with DESC-EQM-42.

	ptance Tests* (Continued)	TABLE A. Water Lot Acce	
Sampling Plan	timits (Note 3)	Conditions (Note 1)	Test Test
MitSTD-883, Method 2018. Lot acceptance basis.	MiL-STD-883, Method 2018.	MIL-STD-883, Method 2018.	
One water (or monitor) per los Reject tot if any measurement exceeds limits or revert to tes of each water.	6 kÅ minimum for SIO <sub>2</sub> and 2 kÅ for SI <sub>3</sub> N <sub>4</sub> with maximum deviation of ±20% from approved design nominal.	MIL_STD-977, Method 5500. All readings shall be recorded.	Glassiverion thickness
One water (or monitor) per lo Reject lot if any measuremen exceeds limits or revert to tes of each water.	In accordance with approved design nominal thickness and tolerance.	MIL-STD-877, Method 5500. Ali readings shall be recorded.	Gold backing trickness (When applicable)

\*Mote: Those requirements are per Mil.-STD-053 Revision D, notice 1 dated June 1, 1933. All requirements are subject to change of the latest revision of MIL-STD-663. Mil.-STD-663.

Note 1: Approved equivalent test methods may be used in lieu at the MIL-STD-977 refaminde method.

Note 2: This test is not required when the finished water design Unickness is greater than 19 mil.

Note 3: Approved design nominal values or tolerances shall be submitted for line certification in accordance with DESC-EOM-42.



	Section 10 Contents
	Appendix A: AN-912 Common Deta Transmission Parameters and Their Definitions Appendix B: DTP Package Cross Reference Guide PACKAGING APPLICATION NOTES
	Appendix B: AN-336 Understanding Integrated Circuit Package Power Cepabilities Appendix B: AN-450 Small Outlins (S.O.) Package Surface Mounting Methods—Parameters
	and Their Effect on Product Reliability
	Reference Guide Appendix C: National's A+ FOT noitoe2
	PHYSICAL DIMENSIONS
10-29	Physical Dimensional Secondary Secon
	Physical Dimensions

Section 10 Contents	
Appendix A: AN-912 Common Data Transmission Parameters and Their Definitions	10-3
Appendix B: DTP Package Cross Reference Guide	10-8
Appendix B: AN-336 Understanding Integrated Circuit Package Power Capabilities	10-10
and Their Effect on Product Reliability	10-15
Appendix C: Data Transmission Products Nomenclature Revisions and Obsolescence Cross Reference Guide	10-25
Appendix C: National's A + Program	10-27
	10-29
Distributors no lanerni d Isolay 19	

## Common Data **Transmission Parameters** and their Definitions

### **OVERVIEW**


The scope of this application note is to introduce common data transmission parameters and to provide their definitions. This application note is subdivided into five sections.

- Voltage Parameters
   Voltage Parameters
   Voltage Parameters
- Current Parameters man always tenames sugaro na
- · Timing Parameters liloga toubong ant of gnilbroo
- Miscellaneous Parameters United and the level doing
- Truth Table Explanations

Each parameter definition typically includes the following information: symbol, full name, description of measurement, measurement diagram, and a list of alternate names where applicable. Due to historical reasons (Fairchild origin, National origin, second sourcing, etc.) some devices use alternate symbols for the same parameters. Whenever possible, a list of common alternate symbols is provided for cross reference. New and future devices from National's Data Transmission Products Group will use the parameters as described in this application note for consistency and clarity reasons and to limit confusion.

This application note will be revised to add new parameters as required by new product definition.

In this application note the following symbols are used in test circuit diagrams. The measured parameter symbol represents a PMU—Precision Measurement Unit located at the test points illustrated in the test circuit. The PMU symbol also includes the parameter's name that is under test. The forced condition represents a forced voltage or current which is required to make the parameter measurement. Once again, it includes the parameter symbol that is being forced.



## VOLTAGE PARAMETERS que et ste fugni etienquo enit


## Input Voltage Parameters as of benefer oals a ref

VCL-Input Clamp Voltage. An input voltage in a region of relatively low differential resistance that serves to limit the input voltage swing.

National Semiconductor Application Note 912 John Goldie and sollower of grillowes a level below the negative-going




V<sub>CM</sub>—Common Mode Voltage. The algebraic mean of the two voltages applied to the referenced terminals, for example the receiver's input terminals. This voltage is referenced to circuit common (ground). This parameter is illustrated in Figure 1 along with its mathematical equation.



TL/F/11932-2

## **FIGURE 1. Common Mode Voltage**

V<sub>DIFF</sub>—Differential Input Voltage. The potential difference between the input terminals of the device (receiver) with respect to one of the inputs (typically the inverting input terminal). This parameter may be a positive or negative voltage, and commonly specifies the minimum operating voltage and the absolute maximum differential input voltage. See Figure 2. VDIFF is also known as VID for input differential voltage.



TL/F/11932-3

## FIGURE 2. Differential Input Voltage

VIH-High-Level Input Voltage. An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables. For example an input voltage between 2.0V and 5.0V in the case of standard TTL


Note: A minimum is specified that is the least positive value of the high-level input voltage for which operation of the logic element within specification limits is guaranteed.

VIL-Low-Level Input Voltage. An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables. For example an input voltage between 0.0V and 0.8V in the case of standard TTL logic.

Note: A maximum is specified that is the most positive value of the low-level input voltage for which operation of the logic element within specification limits is guaranteed.

V<sub>TH</sub>-Positive-Going Threshold Voltage. The voltage level at a transition-operated input that causes operation of the logic element according to specification, as the input voltage rises from a level below the negative-going threshold voltage, V<sub>TL</sub>. See Figure 3. Note that V<sub>TH</sub> has also been used in the past to specify both thresholds in one parameter. In this case, V<sub>TH</sub> represents the Threshold Voltages and supports a minimum and maximum limit, for example, ±200 mon Mode Voltage. The algebraic mean Vm






TL/F/11932-4

## FIGURE 3. Threshold Voltages

V<sub>TL</sub>-Negative-Going Threshold Voltage. The voltage level at a transition-operated input that causes operation of the logic element according to specification, as the input voltage falls from a level above the positive-going threshold voltage, V<sub>TH</sub>. See Figure 3 above.

V<sub>HYS</sub>—Hysteresis. The absolute difference in voltage value between the positive going threshold and the negative going threshold. See Figure 4. Hysteresis is the most widely symbolized parameter. Alternate symbols include: VHY, V<sub>T+</sub>-V<sub>T-</sub>, V<sub>HYST</sub>, ΔV<sub>TH</sub>, V<sub>TH</sub>-V<sub>TL</sub>, and V<sub>HST</sub>.




TL/F/11932-5

## FIGURE 4. Hysteresis Voltage

#### **OUTPUT VOLTAGE PARAMETERS**

Von-Output Differential Voltage. The output voltage between the output terminals of a differential driver with input conditions applied that, according to the product specification, will establish a voltage level at the output. This voltage is measured with respect to the inverting output of the differential driver. VOD is defined as the voltage at true output (A, D<sub>OUT</sub>+, or DO) minus the voltage at the inverting output (B, D<sub>OUT</sub>-, or DO\*). Commonly an alpha-numeric suffix is added to designate specific test conditions. For example the case of different resistive loads. Also a star "\*" or overscore bar is used with the parameter to designate the parameters' value with the opposite input state applied. This parameter has also been designated Terminated Output Voltage (V<sub>T</sub>) in some datasheets.




TL/F/11932-6

## FIGURE 5. VOD Test Circuit


ΔV<sub>OD</sub>—Output Voltage Unbalance. The change in magnitude of the differential output voltage between the output terminals of a differential driver with opposite input conditions applied.  $\Delta V_{OD}$  is defined as:  $\Delta V_{OD} = |V_{OD}| - |V_{OD}^*|$ .

VOH-High Level Output Voltage. The output voltage at an output terminal with input conditions applied that, according to the product specification, will establish a logic high level at the output. This voltage is measured with respect to circuit common (ground). See Figure 6.



## FIGURE 6. VOH Test Circuit


Vol -- Low Level Output Voltage. The output voltage at an output terminal with input conditions applied that, according to the product specification, will establish a logic low level at the output. This voltage is measured with respect to circuit common (ground). See Figure 7.



TL/F/11932-8

## FIGURE 7. VOL Test Circuit

Vos-Offset Voltage. The center point output voltage between the output terminals of a differential driver with input conditions applied that, according to the product specification, will establish a voltage level at the output. This voltage is measured with respect to the driver's circuit common (ground). Commonly a star "\*" or over-score bar is used with the parameter to designate the parameter's value with the opposite input state applied (see Figure 8). This parameter is also referred to as VOC-Common Mode Voltage.




## FIGURE 8. VOS Test Circuit

ΔVOS-Offset Voltage Unbalance. The change in magnitude of the offset voltage at the output terminals of a differential driver with opposite input conditions applied.  $\Delta V_{OS}$  is defined as:

$$\Delta V_{OS} = |V_{OS}| - |V_{OS}^*|$$


V<sub>SS</sub>—Steady State Output Voltage. The steady state differential output voltage is defined as  $|V_{OD}| + |V_{OD}^*|$ . This is typically a calculated parameter only, based on the formula shown above. The VOD parameter is defined above and illustrated in Figure 5. VSS is equal to twice the magnitude of VOD and is shown in Figure 9.



TL/F/11932-10

### FIGURE 9. Differential Output Steady State Voltage

VT-Terminated Output Voltage. The output voltage at an output terminal with input conditions applied that, according to the product specification, will establish a known logic level at the output. This voltage is measured with respect to circuit common (ground) with a stated resistance, and may be a positive or negative voltage. This parameter is typically used in conjunction with single-ended (unbalanced) line drivers. See Figure 10.



TL/F/11932-11

FIGURE 10. VT Test Circuit

△V<sub>T</sub>—Terminated Output Voltage Unbalance. The change in magnitude of the terminated output voltage at the output terminal of a single-ended line driver with opposite input conditions applied.  $\Delta V_T$  is defined as:

$$\Delta V_{T} = |V_{T}| - |V_{T}^{*}|$$

### **CURRENT PARAMETERS**

Note: Current is specified as magnitude value only, with the sign denoting the current direction only. A negative sign defines current flowing out of a device pin, while a positive sign defines current flowing into a device pin. The largest current limit is specified as a maximum, and zero (0) by default is the smallest minimum. All future DTP datasheets will follow this convention, and only some existing datasheets follow this convention.

I<sub>IH</sub>—High-Level Input Current. The current into (out of) an input when a high-level voltage is applied to that input. Note that current out of a device pin is given as a negative value. Typically this parameter specifies a positive maximum value for bipolar devices.

IIL-Low-Level Input Current. The current into (out of) an input when a low-level voltage is applied to that input. Note that current out of a device pin is given as a negative value.

I-Maximum Input Current. The current into (out of) an input when the maximum specified input voltage is applied to that input. Note that current out of a device pin is given as a negative value.

I<sub>IN</sub>—Input Current. The current into (out of) a receiver input when a specified input voltage, or voltage range is applied to that input. Note that current out of a device pin is given as a negative value. This parameter is typically tested at the maximum voltage specified for the input. For differential receivers the other input (not under test) is held at 0V (in the case of RS-422/3 and 485 receivers).

I<sub>ING</sub>-Input Current, Power Up Glitch. The current into (out of) an input when a specified input voltage, or voltage range is applied to that input. Note that current out of a device pin is given as a negative value. This parameter applies to transceivers (RS-485) only, and is actually specifying the driver's performance at a specific power supply level. Additionally the driver is biased such that it is enabled, with the specified power supply voltage applied. This parameter assures that the driver is disabled by an internal circuit at the specified power supply level, even though the enable pin is active. If the driver was enabled, IOS current would be observed, instead of the combined measured current of driver TRI-STATE® leakage (IOZ) plus receiver input current (I<sub>IN</sub>). For example V<sub>CC</sub>=3.0V is commonly referenced to represent a single point in a power up/down cycle. (See AN-905 for more information on this parameter).

los-Output Short Circuit Current. The current into (out of) an output when that output is short-circuited to circuit common (ground) or any other specified potential, with input conditions as noted, typically such that the output logic level is the furthest potential from the applied voltage. This parameter commonly includes an identifying suffix. For example IOSD represents the output short circuit current of a driver, while IOSR represents the receiver's output short circuit current. Output short circuit current is also designated by the following symbols: IO+, ISC, and IS. See Figure 11.






FIGURE 11. IOS Test Circuit

IOZ-TRI-STATE Output Current. The current into (out of) a TRI-STATE output having input (control) conditions applied that, according to the product specification, will establish a high impedance state at the output. This parameter commonly includes an identifying suffix. For example, IOZD represents the TRI-STATE output current of a driver, while IOZR represents the receiver's TRI-STATE output current. In addition IOZH and IOZL are also commonly used and denote the forced voltage (logic) level. See Figure 12.



of the base FIGURE 12. IOZ Test Circuit


IOX-Power Off Leakage Current. The current flowing into (out of) an output with input conditions applied that, according to the product specification, will establish a high impedance state at the output. Commonly a known state is required on the power supply pin as an input condition. For example, power supply terminal (V<sub>CC</sub>) equal to zero volts may be a required condition of an lox parameter. See Figure 13.



TL/F/11932-14

## FIGURE 13. IOX Test Circuit

IOD-Differential Output Current. The current flowing between the output terminals of a differential line driver with an external differential load applied that, according to the product specification, will establish a known state at the output. See Figure 14.



TL/F/11932-15

#### FIGURE 14. Differential Output Current

IOH—High-Level Output Current. The current into (out of) an output terminal with input conditions applied that, according to the product specification, will establish a logic high level at the corresponding output. Note that current out of a terminal is given as a negative value.

IOL-Low-Level Output Current. The current into (out of) an output terminal with input conditions applied that, according to the product specification, will establish a logic low level at the corresponding output. Note that current out of a terminal is given as a negative value.

Icc-Supply Current. The current into the VCC supply terminal of the integrated circuit. Normally the parameter is measured with all loads removed. It may also include a suffix that denotes that state of the device. For example:

ICCD = Power Supply Current (drivers enabled, receivers disabled)

I<sub>CCR</sub> = Power Supply Current (receivers enabled, drivers disabled)

I<sub>CCZ</sub> = Power Supply Current (drivers and receivers disabled)

I<sub>CCX</sub> = Power Supply Current (sleep or shutdown mode)

IEE-Supply Current. The current into the VEE supply terminal of the integrated circuit. Normally the parameter is measured with all loads removed. It may also include a suffix that denotes that state of the device. Note that current out of a terminal is given as a negative value. For example:

I<sub>EED</sub> = Power Supply Current (drivers enabled, receivers disabled)

IFFR = Power Supply Current (receivers enabled, drivers disabled)

I<sub>EEZ</sub> = Power Supply Current (drivers and receivers disabled)

I<sub>EEX</sub>= Power Supply Current (sleep or shutdown mode)

### **TIMING PARAMETERS**

tpLH—Propagation Delay Time, Low-to-High-Level Output. The time between specified reference points on the input and output voltage waveforms with the output changing from a logic low level to a logic high level.

tpHL—Propagation Delay Time, High-to-Low-Level Output. The time between specified reference points on the input and output voltage waveforms with the output changing from a logic high level to a logic low level.

 $t_{SK}$ —Propagation Delay Skew. The magnitude difference between complementary propagation delays. Skew is defined as  $|t_{PLH}-t_{PHL}|$ . This specification is a per channel parameter unless specified otherwise.

tpLHD—Differential Propagation Delay Time, Low-to-High-Level Output. The time between specified reference points on the input and output differential voltage wave-forms with the output changing from a logic low level to a logic high level.

tpHLD—Differential Propagation Delay Time, High-to-Low-Level Output. The time between specified reference points on the input and output differential voltage waveforms with the output changing from a logic high level to a logic low level.

t<sub>SKD</sub>—Differential Propagation Delay Skew. The magnitude difference between complementary differential propagation delays. Skew is defined as |t<sub>PLHD</sub>-t<sub>PHLD</sub>|. This specification is a per channel parameter unless specified otherwise.

tpzH—Output Enable Time. The propagation delay time between the specified reference points on the input (control) and output voltage waveforms with the TRI-STATE output changing from a high impedance (off) state to a logic high level.

tpzL—Output Enable Time. The propagation delay time between the specified reference points on the input (control) and output voltage waveforms with the TRI-STATE output changing from a high impedance (off) state to a logic low level.

tpHZ—Output Disable Time. The propagation delay time between the specified reference points on the input (control) and output voltage waveforms with the TRI-STATE output changing from logic high level to a high impedance (off) state.

tplz—Output Disable Time. The propagation delay time between the specified reference points on the input (control) and output voltage waveforms with the TRI-STATE output changing from logic low level to a high impedance (off) state.

tpsH—Propagation Delay Time, Sleep-to-High-Level Output. The propagation delay time between the specified reference points on the input (control) and output voltage waveforms with the output changing from an off state to a logic high level.

tps\_—Propagation Delay Time, Sleep-to-Low-Level Output. The propagation delay time between the specified reference points on the input (control) and output voltage waveforms with the output changing from an off state to a logic low level.

tpHS—Propagation Delay Time, High-Level Output to Sleep. The propagation delay time between the specified reference points on the input (control) and output voltage waveforms with the output changing from logic high level to an off state.

tpls—Propagation Delay Time, Low-Level Output to Sleep. The propagation delay time between the specified reference points on the input (control) and output voltage waveforms with the output changing from logic low level to an off state.

 $t_r$ —Rise Time. The time between two specified reference points on an input waveform, normally between the 10% and 90% or the 20% and 80% points, that is changing from low to high. Note, also commonly specified as transition time ( $t_{TLH}$ ).

t—Fall Time. The time between two specified reference points on an input waveform, normally between the 10% and 90% or the 20% and 80% points, that is changing from high to low. Note, also commonly specified as transition time (t<sub>THI</sub>).

 $t_{TLH}$ —Transition Time Low to High. The time between two specified reference points on an input waveform, normally between the 10% and 90% or the 20% and 80% points, that is changing from low to high. Note, also commonly specified as rise time  $(t_r)$ .

t<sub>THL</sub>—Transition Time High to Low. The time between two specified reference points on an output waveform, normally between the 10% and 90% or the 20% and 80% points, that is changing from high to low. Note, also commonly specified as fall time (t<sub>i</sub>).

**t<sub>NW</sub>—Noise Pulse Width.** The width in time of a pulse applied to a device. The parameter is commonly specified with receivers that feature low pass noise filters. t<sub>NW</sub> is the pulse width assumed to be noise and guaranteed to be rejected.

### **MISCELLANEOUS PARAMETERS**

**SR—Slew Rate.** The time between two specified reference points on an output waveform, normally between the  $\pm 3V$  level for TIA/EIA-232 (RS-232) drivers, divided by the voltage difference. Note, this parameter is normally specified in Volts per microsecond (V/ $\mu$ s). A suffix may be added to denote different loading conditions.

 $R_{IN}$ —Input Resistance. The slope of the input voltage vs. input current curve of an input when a specified voltage range is applied to that input and the current is measured. Note, that two points must be measured for the parameter to be calculated correctly as  $R_{IN}$  is defined as  $\Delta V/\Delta I$  not V/I

R<sub>OUT</sub>—Output Impedance. The resulting output impedance calculated from measured currents at applied voltages.

## TRUTH TABLE EXPLANANTIONS

Symbols generally associated with functional truth tables are listed below:

H or 1 = Logic High Level (steady state)

L or 0 = Logic Low Level (steady state)

Z = TRI-STATE® (high impedance off state)

X = irrelevant (input, including transitions)


## REFERENCES

ALS/AS IC Device Testing, ALS/AS Logic Databook. National Semiconductor Corp., 1990

Glossary of Terms, ALS/AS Logic Databook. National Semiconductor Corp., 1990

## DTP Package Cross-Reference Guide

waveforms with the output changing from logic low level to



t-Rise Time. The time between two specified reference			lary propagation de		
points on an input waveform, normally between the 10% and 90% or the 20% and 80% points, that is changing from	iani	NSC	Motorola ello	Her Hutes spend	
low to high. Note, also commonly specified as transition	-03		Propagation Deta	-Differential	
time (trut).			The time between a		
debt ent befined own reswied emil 8-, 14- and 16-Lead			and output different changing from a le		
Low Temperature	0.0	J and the subs	O Understand	Jvet rip	d logic h
notional Grandon nominos osla Ceramic DIP deid	-03	7 Time, High	Propagation Dala	I was an an an an an an an an an an an an an	
time (true).			The time between a		
transition Time Low to High. The time between			and output differen	The second secon	
two specified reference points on an input waveform, normally between the 10% and 80% orientally between the 10% and 80%.	8.0	gic night level i	changing from a lo	w level.	
points, that is changing from low to high. Nets, also com-	Cons		Constant on the constant		
(1) emil and 9, 14, and 16 Load			repagation Delay less compensary		
neewied emiliary of or right emiliary Plastic DIP	inis	I de les de	is defined as to	delay N Skew	noitsp
two specified reference points on an MMM Aveform, nor-	bel	r unless speci	channel paramete	ation is a par	specific
mally between the 10% and 90% of the 10% and 80%	1				wiedło
points, that is changing from high to low. Note, also com- monly specified as fall time (t <sub>i</sub> ).	ame		e Time, The propa		
huy Wolse Pulse Width. The width with a d a pulse ap-			d reference points to waveforms with the		
plied to a device. The parameter is confill an ly recified with			high impedance (o	a mont policina	irlo jua
Glass Hormatia		W	E	wel. w	el dgirl
beloefer a last sup bas earon ed Glass Hermetic		gation delay t	a Time. The propa	Julput Enabl	Ipzi.
MISCELLANEOUS PARAMETERS			d reference points		
SA-Siew Rate. The time between (Mittigged and reference			e wayeforms with the		
points on an output wavelorm, normally between the ±3V	-110	of 15 Or GUARGE TO	of animoditi tiller	is a real party is	vol wol
level for TIA/EIA-232 (RS-232) dense decod in the voltage difference. Note, this parameter RRARARA cified in	en	t valeb nottep	te Time. The prope	Dutout Diseis	tout
Volts per microsecond (V/µs). A suffix may be a ided to	-00	on the input (c	d reference points	n the specific	
denote different loading conditions.			a wavelorms with the		
Rin-Input Resistance. The signs of the local voltage vs.	(mo	inspedance (	ic high level to a high	nging from teg	
input current curve of an input HHHHHHHH voltage	-	t valob eniter	e Time. The propa	dealff bushing	
range is applied to that input and the current is measured.  Note, that two points must be n			d reference points		
to be calculated correctly as R. L. L. L. L. not	-tue	e TRI-STATE	e waveforms with th	d output voltag	
(Narrow Body)	(1)d	h imp:Mance (	pic low letel to a hig	ol mo D gaigni	
(Wide Body)	to l	WM	Delay Time, Sie	DW	State.
The Policies of the line not represent that hereings onto	bet	ep turingira.	Delay Time, 316 Bon delay time bety	The properts	Outland
ages	ege	flov jugluo bri		no afniog eq	
TRUTH TABLE EXPLANAN IONS	0.0	n an off state t			
Symbols generally associated with functional truttle to bles				gh level.	
are listed below:	-313	b-Low-Level C	lelay Time, Sleep-t delay time between	nolfspago16	set
H or 1 = Logic High Level (steady state)  L or 0 = Logic Low Level (st					
Z = TELSTATES Auch impo			utput changing fron		

Propagation Delay Time, High-Level Output to Seep. The propagation delay time between the specified deterance points on the input (control) and output voltage vavetoms with the output changing from togic high level to

EPERENCES

ALS/AS 10 Device Testing, ALS/AS Logic Databook.
National Semiconductor Corp., 1990
Classery of Terms, ALS/AS Logic Databook, Mational

01


	National Semiconductor	NSC	Motorola	nibusta	AMD
	Application voice and Charles Carnalli Josip Huljev		ge Power	lities	daga
(MTBF)	"units of measure" for devied:	nd the me- reater influ- rmal stress ress issues circuit data	shilly of National S integral of National S is possible of the second of	long term rell dircults, like a s environmen comental fact blability than t stegrated circu	andert on il nances/envis nce on this n sen by the ir e specifical neet under
	LCC Leadless Ceramic Chip Carrier	ing the im- soluced, but on to inter- soublight of	rease, tras become of a generally more should never be a should never be a send its application of general and a send of a sen	ectrical stress col- ectrical stress in focus and u Thermal stre- on (NR) and FDCTIME DEF	mance of a sarry, a high amal stress concults to application across ACTORS Agree 7 show
AND YEARPERATURE  well of the control  ly used for accelerated life.		vilability of interface re. The key issues orality, failure raus			
at service to another MTBF at its entire to another MTBFs is at a ratio of these to wo MTBFs is	SSOP Shrink Small Outline Package (EIAJ, Type II)	MSA		DB DB	SI THE SHELLER STORY
<u> наванананананананананана</u>	lng equation: $F = \frac{X1}{X2} = ex$ Where: $X1 = F$ siture rate a	TUFNESSO-T to if (early Blons other	ure Rais ve Time re rate from time to system strots cond	GURE 1. Fall , the high fall influenced by	ant mortalit a), is greatly
pera in degrees Kelvin varior energy in electron voits constitution of the constitutio	SSOP Shrink Small	mochanical function of the set of these and hose MEA LA TOTAL the subject	ary widely from one factors that contributed in the same and noise, at temperatures. Motion test, burn-in, ayelem test, burn-in, ayelem test, and or thure is available or led circuits and is and is	re, and can a smain stress alectrical trait and excessive covegal in drait and initial and much liter	an temperation and the control of th

The short and long term reliability of National Semiconductor's interface circuits, like any integrated circuit, is very dependent on its environmental condition. Beyond the mechanical/environmental factors, nothing has a greater influence on this reliability than the electrical and thermal stress seen by the integrated circuit. Both of these stress issues are specifically addressed on every interface circuit data sheet, under the headings of Absolute Maximum Ratings and Recommended Operating Conditions.

However, through application calls, it has become clear that electrical stress conditions are generally more understood than the thermal stress conditions. Understanding the importance of electrical stress should never be reduced, but clearly, a higher focus and understanding must be placed on thermal stress. Thermal stress and its application to interface circuits from National Semiconductor is the subject of this application note.

#### **FACTORS AFFECTING DEVICE RELIABILITY**

Figure 1 shows the well known "bathtub" curve plotting failure rate versus time. Similar to all system hardware (mechanical or electrical) the reliability of interface integrated circuits conform to this curve. The key issues associated with this curve are infant mortality, failure rate, and useful



TL/F/5280-1

FIGURE 1. Failure Rate vs Time

Infant mortality, the high failure rate from time to to t1 (early life), is greatly influenced by system stress conditions other than temperature, and can vary widely from one application to another. The main stress factors that contribute to infant mortality are electrical transients and noise, mechanical maltreatment and excessive temperatures. Most of these failures are discovered in device test, burn-in, card assembly and handling, and initial system test and operation. Although important, much literature is available on the subject of infant mortality in integrated circuits and is beyond the scope of this application note.

Failure rate is the number of devices that will be expected to fail in a given period of time (such as, per million hours). The mean time between failure (MTBF) is the average time (in hours) that will be expected to elapse after a unit has failed before the next unit failure will occur. These two primary "units of measure" for device reliability are inversely related:

$$MTBF = \frac{1}{Failure Rate}$$

Although the "bathtub" curve plots the overall failure rate versus time, the useful failure rate can be defined as the percentage of devices that fail per-unit-time during the flat portion of the curve. This area, called the useful life, extends between t1 and t2 or from the end of infant mortality to the onset of wearout. The useful life may be as short as several years but usually extends for decades if adequate design margins are used in the development of a system.

Many factors influence useful life including: pressure, mechanical stress, thermal cycling, and electrical stress. However, die temperature during the device's useful life plays an equally important role in triggering the onset of wearout.

#### **FAILURE RATES VS TIME AND TEMPERATURE**

The relationship between integrated circuit failure rates and time and temperature is a well established fact. The occurrence of these failures is a function which can be represented by the Arrhenius Model. Well validated and predominantly used for accelerated life testing of integrated circuits, the Arrhenius Model assumes the degradation of a performance parameter is linear with time and that MTBF is a function of temperature stress. The temperature dependence is an exponential function that defines the probability of occurrence. This results in a formula for expressing the lifetime or MTBF at a given temperature stress in relation to another MTBF at a different temperature. The ratio of these two MTBFs is called the acceleration factor F and is defined by the following equation:

$$F = \frac{X1}{X2} = \exp\left[\frac{E}{K}\left(\frac{1}{T2} - \frac{1}{T1}\right)\right]$$

Where: X1 = Failure rate at junction temperature T1

X2 = Failure rate at junction temperature T2

T = Junction temperature in degrees Kelvin

E = Thermal activation energy in electron volts (ev)

K = Boltzman's constant

However, the dramatic acceleration effect of junction temperature (chip temperature) on failure rate is illustrated in a plot of the above equation for three different activation energies in *Figure 2*. This graph clearly demonstrates the importance of the relationship of junction temperature to device failure rate. For example, using the 0.99 ev line, a 30° rise in junction temperature, say from 130°C to 160°C, results in a 10 to 1 increase in failure rate.




FIGURE 2. Failure Rate as a Function of Junction Temperature

#### **DEVICE THERMAL CAPABILITIES**

There are many factors which affect the thermal capability of an integrated circuit. To understand these we need to understand the predominant paths for heat to transfer out of the integrated circuit package. This is illustrated by Figures 2 and 4

Figure 3 shows a cross-sectional view of an assembled integrated circuit mounted into a printed circuit board.

Figure 4 is a flow chart showing how the heat generated at the power source, the junctions of the integrated circuit

flows from the chip to the ultimate heat sink, the ambient environment. There are two predominant paths. The first is from the die to the die attach pad to the surrounding package material to the package lead frame to the printed circuit board and then to the ambient. The second path is from the package directly to the ambient air.

Improving the thermal characteristics of any stage in the flow chart of Figure 4 will result in an improvement in device thermal characteristics. However, grouping all these characteristics into one equation determining the overall thermal capability of an integrated circuit/package/environmental condition is possible. The equation that expresses this relationship is:

notiono (sHM f 
$$_{\rm AT_J}$$
) =  $_{\rm TA}$  +  $_{\rm PD}$  ( $_{\rm HA}$ ) obtains a ni rotiososo

Where:  $T_J$  = Die junction temperature

T<sub>A</sub> = Ambient temperature in the vicinity device

P<sub>D</sub> = Total power dissipation (in watts)

 $\theta_{\text{JA}}$  = Thermal resistance junction-to-ambient

 $\theta_{\rm JA}$ , the thermal resistance from device junction-to-ambient temperature, is measured and specified by the manufacturers of integrated circuits. National Semiconductor utilizes special vehicles and methods to measure and monitor this parameter. All interface circuit data sheets specify the thermal characteristics and capabilities of the packages available for a given device under specific conditions—these package power ratings directly relate to thermal resistance junction-to-ambient or  $\theta_{\rm JA}$ .

Although National provides these thermal ratings, it is critical that the end user understand how to use these numbers to improve thermal characteristics in the development of his system using interface components.

these devices assembled in ceremic or cavity DIP pack-

ages, the maximum allowable junction temperature is




FIGURE 3. Integrated Circuit Soldered into a Printed Circuit Board (Cross-Sectional View)




FIGURE 4. Thermal Flow (Predominant Paths)

TL/F/5280-4

## DETERMINING DEVICE OPERATING and self most swell JUNCTION TEMPERATURE of own one sheet I described

From the above equation the method of determining actual worst-case device operating junction temperature becomes straightforward. Given a package thermal characteristic,  $\theta_{JA}$ , worst-case ambient operating temperature,  $T_A(max)$ , the only unknown parameter is device power dissipation, PD. In calculating this parameter, the dissipation of the integrated circuit due to its own supply has to be considered, the dissipation within the package due to the external load must also be added. The power associated with the load in a dynamic (switching) situation must also be considered. For example, the power associated with an inductor or a capacitor in a static versus dynamic (say, 1 MHz) condition is significantly different.

The junction temperature of a device with a total package power of 600 mW at 70°C in a package with a thermal resistance of 63°C/W is 108°C.

$$T_J = 70^{\circ}C + (63^{\circ}C/W) \times (0.6W) = 108^{\circ}C$$

The next obvious question is, "how safe is 108°C?"

#### MAXIMUM ALLOWABLE JUNCTION TEMPERATURES

What is an acceptable maximum operating junction temperature is in itself somewhat of a difficult question to answer. Many companies have established their own standards based on corporate policy. However, the semiconductor industry has developed some defacto standards based on the device package type. These have been well accepted as numbers that relate to reasonable (acceptable) device lifetimes, thus failure rates.

National Semiconductor has adopted these industry-wide standards. For devices fabricated in a molded package, the maximum allowable junction temperature is 150°C. For these devices assembled in ceramic or cavity DIP packages, the maximum allowable junction temperature is 175°C. The numbers are different because of the differences in package types. The thermal strain associated with the die package interface in a cavity package is much less than that exhibited in a molded package where the integrated circuit chip is in direct contact with the package material.

Let us use this new information and our thermal equation to construct a graph which displays the safe thermal (power) operating area for a given package type. Figure 5 is an example of such a graph. The end points of this graph are easily determined. For a 16-pin molded package, the maximum allowable temperature is 150°C; at this point no power dissipation is allowable. The power capability at 25°C is 1.98W as given by the following calculation:

$$P_D @ 25^{\circ}C = \frac{T_J(max) - T_A}{\theta_{JA}} = \frac{150^{\circ}C - 25^{\circ}C}{63^{\circ}C/W} = 1.98W$$

The slope of the straight line between these two points is minus the inversion of the thermal resistance. This is referred to as the derating factor. not supply avoids will be told

Derating Factor = 
$$-\frac{1}{\theta_{JA}}$$

As mentioned, Figure 5 is a plot of the safe thermal operating area for a device in a 16-pin molded DIP. As long as the intersection of a vertical line defining the maximum ambient temperature (70°C in our previous example) and maximum device package power (600 mW) remains below the maximum package thermal capability line the junction temperature will remain below 150°C-the limit for a molded package. If the intersection of ambient temperature and package power fails on this line, the maximum junction temperature will be 150°C. Any intersection that occurs above this line will result in a junction temperature in excess of 150°C and is not an appropriate operating condition.




FIGURE 5. Package Power Capability vs Temperature


The thermal capabilities of all interface circuits are expressed as a power capability at 25°C still air environment with a given derating factor. This simply states, for every degree of ambient temperature rise above 25°C, reduce the package power capability stated by the derating factor which is expressed in mW/°C. For our example—a  $\theta_{JA}$  of 63°C/W relates to a derating factor of 15.9 mW/°C.

## FACTORS INFLUENCING PACKAGE THERMAL RESISTANCE

As discussed earlier, improving any portion of the two primary thermal flow paths will result in an improvement in overall thermal resistance junction-to-ambient. This section discusses those components of thermal resistance that can be influenced by the manufacturer of the integrated circuit. It also discusses those factors in the overall thermal resistance that can be impacted by the end user of the integrated circuit. Understanding these issues will go a long way in understanding chip power capabilities and what can be done to insure the best possible operating conditions and, thus, best overall reliability.

#### Die Size of that panuari . I station note insuring that logical parts and


Figure 6 shows a graph of our 16-pin DIP thermal resistance as a function of integrated circuit die size. Clearly, as the chip size increases the thermal resistance decreases—this relates directly to having a larger area with which to dissipate a given power.



6-0825/3/JTPC=1476 mW-(11.8 mW/PC)×(70°C-25°C) FIGURE 6. Thermal Resistance vs Die Size

## **Lead Frame Material**

Figure 7 shows the influence of lead frame material (both die attach and device pins) on thermal resistance. This graph compares our same 16-pin DIP with a copper lead frame, a Kovar lead frame, and finally an Alloy 43 type lead frame-these are lead frame materials commonly used in the industry. Obviously the thermal conductivity of the lead frame material has a significant impact in package power capability. Molded interface circuits from National Semiconductor use the copper lead frame exclusively.



TL/F/5280-7

FIGURE 7. Thermal Resistance vs Lead Frame Material

## **Board vs Socket Mount**

One of the major paths of dissipating energy generated by the integrated circuit is through the device leads. As a result of this, the graph of Figure 8 comes as no surprise. This compares the thermal resistance of our 16-pin package soldered into a printed circuit board (board mount) compared to the same package placed in a socket (socket mount). Adding a socket in the path between the PC board and the device adds another stage in the thermal flow path, thus increasing the overall thermal resistance. The thermal capabilities of National Semiconductor's interface circuits are specified assuming board mount conditions. If the devices are placed in a socket the thermal capabilities should be reduced by approximately 5% to 10%.





FIGURE 8. Thermal Resistance vs Board or Socket Mount & noisulonce al

ucts define power dissipation (thermal) capability. I

Air Flow tan be found in the Absolute Maximum Ratwoll When a high power situation exists and the ambient temperature cannot be reduced, the next best thing is to provide air flow in the vicinity of the package. The graph of Figure 9 illustrates the impact this has on thermal resistance. This graph plots the relative reduction in thermal resistance normalized to the still air condition for our 16-pin molded DIP. The thermal ratings on National Semiconductor's interface circuits data sheets relate to the still air environment.



TL/F/5280-9

FIGURE 9. Thermal Resistance vs Air Flow

#### **Other Factors**


A number of other factors influence thermal resistance. The most important of these is using thermal epoxy in mounting ICs to the PC board and heat sinks. Generally these techniques are required only in the very highest of power applications

Some confusion exists between the difference in thermal resistance junction-to-ambient ( $\theta_{\text{JA}}$ ) and thermal resistance junction-to-case ( $\theta_{\text{JC}}$ ). The best measure of actual junction temperature is the junction-to-ambient number since nearly all systems operate in an open air environment. The only situation where thermal resistance junction-to-case is important is when the entire system is immersed in a thermal bath and the environmental temperature is indeed the case temperature. This is only used in extreme cases and is the exception to the rule and, for this reason, is not addressed in this application note.

package. Figure 11 is a composite of the ceramic (cavity) DIP using poly die attach. These graphs represent board mount still air thermal capabilities. Another, and final, thermal resistance trend will be noticed in these graphs. As the number of device pins increase in a DIP the thermal resistance decreases. Referring back to the thermal flow chart, this trend should, by now, be obvious.

#### **RATINGS ON INTERFACE CIRCUITS DATA SHEETS**

In conclusion, all National Semiconductor Interface Products define power dissipation (thermal) capability. This information can be found in the Absolute Maximum Ratings section of the data sheet. The thermal information shown in this application note represents average data for characterization of the indicated package. Actual thermal resistance can vary from  $\pm\,10\%$  to  $\pm\,15\%$  due to fluctuations in assembly quality, die shape, die thickness, distribution of heat sources on the die, etc. The numbers quoted in the interface data sheets reflect a 15% safety margin from the average num-



\*Packages from 8- to 20-pin 0.3 mil width TL/F/5280-10

22-pin 0.4 mil width
24- to 40-pin 0.6 mil width

FIGURE 10. Thermal Resistance vs Die Size vs Package Type (Molded Package)

for ambient temperatures above 25°C. It is easy to determine the power capability at an elevated temperature. The power specified at 25°C should be reduced by the derating factor for every degree of ambient temperature above 25°C. For example, in a given product data sheet the following will be found:


Maximum Power Dissipation\* at 25°C Cavity Package 1509 mW Molded Package 1476 mW

 Derate cavity package at 10 mW/°C above 25°C; derate molded package at 11.8 mW/°C above 25°C.

If the molded package is used at a maximum ambient temperature of 70°C, the package power capability is 945 mW.

 $P_D @ 70^{\circ}C = 1476 \text{ mW} - (11.8 \text{ mW/}^{\circ}C) \times (70^{\circ}C - 25^{\circ}C)$ = 945 mW

Cavity (J Package) DIP\*
Poly Die Attach Board
Mount—Still Air



\*Packages from 8- to 20-pin 0.3 mil width 22-pin 0.4 mil width TL/F/5280-11

24- to 48-pin 0.6 mil width

FIGURE 11. Thermal Resistance vs Die Size vs Package Type (Cavity Package)


dered into a printed circuit board (board mount) compared

## Parameters and Their Effect on Product Reliability

The SO (small outline) package has been developed to meet customer demand for ever-increasing miniaturization and component density.

### COMPONENT SIZE COMPARISON

TL/F/8/88-6



TL/F/8766-1

Standard DIP Package



Because of its small size, reliability of the product assembled in SO packages needs to be carefully evaluated.

SO packages at National were internally qualified for production under the condition that they be of comparable reliability performance to a standard dual in line package under all accelerated environmental tests. Figure A is a summary of accelarated bias moisture test performance on 30V bipolar and 15V CMOS product assembled in SO and DIP (control) packages.

In order to achieve reliability performance comparable to DIPs—SO packages are designed and built with materials and processes that effectively compensate for their small size

All SO packages tested on 85%RA, 85°C were assembled on PC conversion boards using vapor-phase reflow soldering. With this approach we are able to measure the effect of surface mounting methods on reliability of the process. As illustrated in *Figure A* no significant difference was detected between the long term reliability performance of surface mounted S.O. packages and the DIP control product for up to 6000 hours of accelerated 85%/85°C testing.

### SURFACE-MOUNT PROCESS FLOW

VV. IV. DUGY

The standard process flowcharts for basic surface-mount operation and mixed-lead insertion/surface-mount operations, are illustrated on the following pages.


Usual variations encountered by users of SO packages are:

- Single-sided boards, surface-mounted components only.
- Single-sided boards, mixed-lead inserted and surfacemounted components.
- Double-sided boards, surface-mounted components only.
- Double-sided boards, mixed-lead inserted and surfacemounted components.


In consideration of these variations, it became necessary for users to utilize techniques involving wave soldering and adhesive applications, along with the commonly-used vaporphase solder reflow soldering technique.

## PRODUCTION FLOW

#### **Basic Surface-Mount Production Flow**




Mixed Surface-Mount and Axial-Leaded Insertion
Components Production Flow



ELECTRICAL

TEST

Thermal stress of the packages during surface-mounting processing is more severe than during standard DIP PC board mounting processes. Figure B illustrates package temperature versus wave soldering dwell time for surface mounted packages (components are immersed into the molten solder) and the standard DIP wave soldering process. (Only leads of the package are immersed into the molten solder).




TL/F/8766-6

## FIGURE B

For an ideal package, the thermal expansion rate of the encapsulant should match that of the leadframe material in order for the package to maintain mechanical integrity during the soldering process. Unfortunately, a perfect matchup of thermal expansion rates with most presently used packaging materials is scarce. The problem lies primarily with the epoxy compound.

Normally, thermal expansion rates for epoxy encapsulant and metal lead frame materials are linear and remain fairly close at temperatures approaching 160°C, Figure C. At lower temperatures the difference in expansion rate of the two materials is not great enough to cause interface separation. However, when the package reaches the glass-transition temperature (Tg) of epoxy (typically 160–165°C), the thermal expansion rate of the encapsulant increases sharply, and the material undergoes a transition into a plastic state. The epoxy begins to expand at a rate three times or more greater than the metal leadframe, causing a separation at the interface



When this happens during a conventional wave soldering process using flux and acid cleaners, process residues and even solder can enter the cavity created by the separation and become entrapped when the material cools. These contaminants can eventually diffuse into the interior of the package, especially in the presence of moisture. The result is die contamination, excessive leakage, and even catastrophic failure. Unfortunately, electrical tests performed immediately following soldering may not detect potential flaws.

Most soldering processes involve temperatures ranging up to 260°C, which far exceeds the glass-transition temperature of epoxy. Clearly, circuit boards containing SMD packages require tighter process controls than those used for boards populated solely by DIPs.

Figure D is a summary of accelerated bias moisture test performance on the 30V bipolar process.

Group 1 — Standard DIP package

Group 2 — SO packages vapor-phase reflow soldered on PC boards


Group 3-6 SO packages wave soldered on PC boards

Group 3 — dwell time 2 seconds

4 — dwell time 4 seconds

5 - dwell time 6 seconds

6 - dwell time 10 seconds



## TL/F/8766-7

It is clear based on the data presented that SO packages soldered onto PC boards with the vapor phase reflow process have the best long term bias moisture performance and this is comparable to the performance of standard DIP packages. The key advantage of reflow soldering methods is the clean environment that minimized the potential for contamination of surface mounted packages, and is preferred for the surface-mount process.

FIGURE D

When wave soldering is used to surface mount components on the board, the dwell time of the component under molten solder should be no more than 4 seconds, preferrably under 2 seconds in order to prevent damage to the component. Non-Halide, or (organic acid) fluxes are highly recommended.

### PICK AND PLACE

The choice of automatic (all generally programmable) pickand-place machines to handle surface mounting has grown considerably, and their selection is based on individual needs and degree of sophistication. The basic component-placement systems available are classified as:


- (a) In-line placement
  - Fixed placement stations
- Boards indexed under head and respective components placed

### (b) Sequential placement

- Either a X-Y moving table system or a  $\theta$ , X-Y moving pickup system used
- -Individual components picked and placed onto boards
- (c) Simultaneous placement of spin-ordele of elderentary
  - Multiple pickup heads
  - Whole array of components placed onto the PCB at the same time
- (d) Sequential/simultaneous placement
  - X-Y moving table, multiple pickup heads system
  - Components placed on PCB by successive or simultaneous actuation of pickup heads

The SO package is treated almost the same as surfacemount, passive components requiring correct orientation in placement on the board.

## Pick and Place Action



sogsv ,bortlem metalanco bna salugag taom on TL/F/8766-8

## BAKE To this bluft mentorout a sessitu principles sand

This is recommended, despite claims made by some solder paste suppliers that this step be omitted.

The functions of this step are:

- Holds down the solder globules during subsequent reflow soldering process and prevents expulsion of small solder balls.
- Acts as an adhesive to hold the components in place during handling between placement to reflow soldering.
- Holds components in position when a double-sided surface-mounted board is held upside down going into a vapor-phase reflow soldering operation.
- Removes solvents which might otherwise contaminate other equipment.
- · Initiates activator cleaning of surfaces to be soldered.
- Prevents moisture absorption.

The process is moreover very simple. The usual schedule is about 20 minutes in a 65°C-95°C (dependent on solvent system of solder paste) oven with adequate venting. Longer bake time is not recommended due to the following rea-

- The flux will degrade and affect the characteristics of the
- · Solder globules will begin to oxidize and cause solderability problems.
- The paste will creep and after reflow, may leave behind residues between traces which are difficult to remove and vulnerable to electro-migration problems. automatiumi 8 (5)

### **REFLOW SOLDERING**

There are various methods for reflowing the solder paste, namely:

- Hot air reflow
- Infrared heating (furnaces)
- Convectional oven heating
- Vapor-phase reflow soldering
- Laser soldering

For SO applications, hot air reflow/infrared furnace may be used for low-volume production or prototype work, but vapor-phase soldering reflow is more efficient for consistency and speed. Oven heating is not recommended because of "hot spots" in the oven and uneven melting may result. Laser soldering is more for specialized applications and requires a great amount of investment.

### HOT GAS REFLOW/INFRARED HEATING

A hand-held or table-mount air blower (with appropriate orifice mask) can be used.

The boards are preheated to about 100°C and then subjected to an air jet at about 260°C. This is a slow process and results may be inconsistent due to various heat-sink properties of passive components.

Use of an infrared furnace is the next step to automating the concept, except that the heating is promoted by use of IR lamps or panels. The main objection to this method is that certain materials may heat up at different rates under IR radiation and may result in damage to these components (usually sockets and connectors). This could be minimized by using far-infrared (non-focused) system.

## **VAPOR-PHASE REFLOW SOLDERING**

Currently the most popular and consistent method, vaporphase soldering utilizes a fluoroinert fluid with excellent heat-transfer properties to heat up components until the solder paste reflows. The maximum temperature is limited by the vapor temperature of the fluid.

The commonly used fluids (supplied by 3M Corp) are:


- FC-70, 215°C vapor (most applications) or FX-38
- FC-71, 253°C vapor (low-lead or tin-plate)

HTC, Concord, CA, manufactures equipment that utilizes this technique, with two options:

- · Batch systems, where boards are lowered in a basket and subjected to the vapor from a tank of boiling fluid.
- · In-line conveyorized systems, where boards are placed onto a continuous belt which transports them into a concealed tank where they are subjected to an environment of hot vapor.

Dwell time in the vapor is generally on the order of 15-30 seconds (depending on the mass of the boards and the loading density of boards on the belt).

## In-Line Conveyorized Vapor-Phase Soldering




TI /F/8766-9

The question of thermal shock is asked frequently because of the relatively sharp increase in component temperature from room temperature to 215°C. SO packages mounted on representative boards have been tested and have shown little effect on the integrity of the packages. Various packages, such as cerdips, metal cans and TO-5 cans with glass seals, have also been tested.

## Vapor-Phase Furnace




## Batch-Fed Production Vapor-Phase Soldering Unit



TL/F/8766-11





TL/F/8766-12

### PRINTED CIRCUIT BOARD

The SO package is molded out of clean, thermoset plastic compound and has no particular compatibility problems with most printed circuit board substrates.

The package can be reliably mounted onto substrates such as:

- G10 or FR4 glass/resin
- FR5 glass/resin systems for high-temperature applications
- Polymide boards, also high-temperature applications
- Ceramic substrates

General requirements for printed circuit boards are:

- Mounting pads should be solder-plated whenever applicable.
- Solder masks are commonly used to prevent solder bridging of fine lines during soldering.

The mask also protects circuits from processing chemical contamination and corrosion.

If coated over pre-tinned traces, residues may accumulate at the mask/trace interface during subsequent reflow, leading to possible reliability failures.

Recommended application of solder resist on bare, clean traces prior to coating exposed areas with solder.

General requirements for solder mask:

- Good pattern resolution.
- Complete coverage of circuit lines and resistance to flaking during soldering.
- Adhesion should be excellent on substrate material to keep off moisture and chemicals.
- Compatible with soldering and cleaning requirements.

## **SOLDER PASTE SCREEN PRINTING**

With the initial choice of printed circuit lithographic design and substrate material, the first step in surface mounting is the application of solder paste.

### Solder Joints on a SO-14 Package on PCB



TL/F/8766-13

The typical lithographic "footprints" for SO packages are illustrated below. Note that the 0.050" lead center-center spacing is not easily managed by commercially-available air pressure, hand-held dispensers.

Using a stainless-steel, wire-mesh screen stencilled with an emulsion image of the substrate pads is by far the most common and well-tried method. The paste is forced through the screen by a V-shaped plastic squeegee in a sweeping manner onto the board placed beneath the screen.


The setup for SO packages has no special requirement from that required by other surface-mounted, passive components. Recommended working specifications are:

- Use stainless-steel, wire-mesh screens, #80 or #120, wire diameter 2.6 mils. Rule of thumb: mesh opening should be approximately 2.5-5 times larger than the average particle size of paste material.
- Use squeegee of Durometer 70.
- Experimentation with squeegee travel speed is recommended, if available on machine used.
- Use solder paste of mesh 200–325.
- Emulsion thickness of 0.005" usually used to achieve a solder paste thickness (wet) of about 0.008" typical.
- Mesh pattern should be 90 degrees, square grid.
- Snap-off height of screen should not exceed ½", to avoid damage to screens and minimize distortion.


### SOLDER PASTE

Selection of solder paste tends to be confusing, due to numerous formulations available from various manufacturers. In general, the following guidelines are sufficient to qualify a particular paste for production:

Particle sizes (see photographs below). Mesh 325 (approximately 45 microns) should be used for general purposes, while larger (solder globules) particles are preferred for leadless components (LCC). The larger particles can easily be used for SO packages.





## Comparison of Particle Size/Shape of Various Solder Pastes (Continued)



noticular emuloy-wcTL/F/8766-20

TL/F/8766-21





C/Herrodmob De TL/F/8766-19 wed before auto-insertion of remaining compo-

200 ESL (63/37) id the underside of the board (only lead-inserted

de of the board (surface-mount-

prevent damage to most com-

procedures are also more difficult (aqueous, when OA flux

on components. Board should reach a temperature of

\* Due to the closer lead specings (0.050" vs 0.100" for

The most critical process in surface mounting SO packages is in the cleaning cycle. The package is mounted very close to the surface of the substrate and has a tendency to collect residue left behind after reflow soldering.

Important considerations in cleaning are:

- Time between soldering and cleaning to be as short as possible. Residue should not be allowed to solidify on the substrate for long periods of time, making it difficult to dislodge.
- A low surface tension solvent (high penetration) should be employed. Solvents commercially available are:

Freon TMS (general purpose) Freon TE35/TP35 (cold-dip cleaning) Freon TES (general purpose)

It should also be noted that these solvents generally will leave the substrate surface hydrophobic (moisture repellent), which is desirable.

Prelete or 1,1,1-Trichloroethane Kester 5120/5121

- A defluxer system which allows the workpiece to be subjected to a solvent vapor, followed by a rinse in pure solvent and a high-pressure spray lance are the basic requirments for low-volume production.
- For volume production, a conveyorized, multiple hot solvent spray/jet system is recommended.
- Rosin, being a natural occurring material, is not readily soluble in solvents, and has long been a stumbling block to the cleaning process. In recent developments, synthetic flux (SA flux), which is readily soluble in Freon TMS solvent, has been developed. This should be explored where permissible.

The dangers of an inadequate cleaning cycle are:


- Ion contamination, where ionic residue left on boards would cause corrosion to metallic components, affecting the performance of the board.
- Electro-migration, where ionic residue and moisture present on electrically-biased boards would cause dentritic growth between close spacing traces on the substrate, resulting in failures (shorts).

#### REWORK

Should there be a need to replace a component or re-align a previously disturbed component, a hot air system with appropriate orifice masking to protect surrounding components may be used.

When rework is necessary in the field, specially-designed tweezers that thermally heat the component may be used to remove it from its site. The replacement can be fluxed at the

## **Hot-Air Solder Rework Station**





TL/F/8766-23

lead tips or, if necessary, solder paste can be dispensed onto the pads using a varimeter. After being placed into position, the solder is reflowed by a hot-air jet or even a standard soldering iron.

### **WAVE SOLDERING**

In a case where lead insertions are made on the same board as surface-mounted components, there is a need to include a wave-soldering operation in the process flow.


Two options are used:

- Surface mounted components are placed and vapor phase reflowed before auto-insertion of remaining components. The board is carried over a standard wave-solder system and the underside of the board (only lead-inserted leads) soldered.
- Surface-mounted components are placed in position, but no solder paste is used. Instead, a drop of adhesive about 5 mils maximum in height with diameter not exceeding 25% width of the package is used to hold down the package. The adhesive is cured and then proceeded to autoinsertion on the reverse side of the board (surface-mounted side facing down). The assembly is then passed over a "dual wave" soldering system. Note that the surface-mounted components are immersed into the molten solder.

Lead trimming will pose a problem after soldering in the latter case, unless the leads of the insertion components are pre-trimmed or the board specially designed to localize certain areas for easy access to the trim blade.

The controls required for wave soldering are:

- Solder temperature to be 240–260°C. The dwell time of components under molten solder to be short (preferably kept under 2 seconds), to prevent damage to most components and semiconductor devices.
- RMA (Rosin Mildly Activated) flux or more aggressive OA (Organic Acid) flux are applied by either dipping or foam fluxing on boards prior to preheat and soldering. Cleaning procedures are also more difficult (aqueous, when OA flux is used), as the entire board has been treated by flux (unlike solder paste, which is more or less localized). Nonhalide OA fluxes are highly recommended.
- Preheating of boards is essential to reduce thermal shock on components. Board should reach a temperature of about 100°C just before entering the solder wave.
- Due to the closer lead spacings (0.050" vs 0.100" for dual-in-line packages), bridging of traces by solder could occur. The reduced clearance between packages also causes "shadowing" of some areas, resulting in poor solder coverage. This is minimized by dual-wave solder systems.




TL/F/8766-24

A typical dual-wave system is illustrated below, showing the various stages employed. The first wave typically is in turbulence and given a transverse motion (across the motion of the board). This covers areas where "shadowing" occurs. A second wave (usually a broad wave) then proceeds to perform the standard soldering. The departing edge from the solder is such to reduce "icicles," and is still further reduced by an air knife placed close to the final soldering step. This air knife will blow off excess solder (still in the fluid stage) which would otherwise cause shorts (bridging) and solder bumps.

#### **AQUEOUS CLEANING**

- For volume production, a conveyorized system is often used with a heated recirculating spray wash (water temperature 130°C), a final spray rinse (water temperature 45-55°C), and a hot (120°C) air/air-knife drying section.
- For low-volume production, the above cleaning can be done manually, using several water rinses/tanks. Fastdrying solvents, like alcohols that are miscible with water, are sometimes used to help the drying process.
- Neutralizing agents which will react with the corrosive materials in the flux and produce material readily soluble in water may be used; the choice depends on the type of flux used.
- Final rinse water should be free from chemicals which are introduced to maintain the biological purity of the water.
   These materials, mostly chlorides, are detrimental to the assemblies cleaned because they introduce a fresh amount of ionizable material.

#### **Dual Wave**



TL/F/8766-25

### **CONFORMAL COATING**

Conformal coating is recommended for high-reliability PCBs to provide insulation resistance, as well as protection against contamination and degradation by moisture.

### Requirements:


- · Complete coating over components and solder joints.
- Thixotropic material which will not flow under the packages or fill voids, otherwise will introduce stress on solder joints on expansion.
- Compatibility and possess excellent adhesion with PCB material/components.
- Silicones are recommended where permissible in application.

develop customized equipments to handle high density, new technology packages developed by National.

In-House Expertise—Availability of in-house expertise on semiconductor research/development to assist users on packaging queries.

Service—Investigate problems experienced by users on surface mounting.

Reliability Builds—Assemble surface-mounted units for reliability data acquisition.



OF STATE

A typical dual-wave system is lituatrated below, showing the various stages employed. The first wave typically is in bubulence and given a transverse motion (across the motion of lence and given a transverse motion (across the motion of the board). This covers areas where "shadowing" occurs. A second wave (usually a broad wave) then proceeds to perform the standard soldering. The departing edge from the solder is such to reduce "loicles," and is still further reduced by an air knile placed close to the final soldering step. This which would otherwise cause shorts (bridging) and solder burnes.

#### AQUEQUS OLFANING

- For volume production, a conveyorized system is often
  used with a heated recirculating spray wash (water temperature 130°C), a final spray these (water temperature
  45–55°C), and a hot (120°C) air/air-knife drying section.
- For low-volume production, the above cleaning can be done manually, using several water rinses/tanks. Fastdrying solvents, like alcohols that are misoible with water, are sometimes used to belo the define process.
- Neutralizing agents which will react with the corrosive materials in the flux and produce material readily soluble in water may be used; the choice depends on the type of flux used.
- Final rinse water should be free from chemicals which are introduced to maintain the biological purity of the water. These materials, mostly chlorides, are dutimental to the assemblies cleaned because they introduce a fresh amount of fortzable material.

#### Duct Wester



TUF/8765-

#### CONFORMAL COATING

Conformal coating is recommended for high-reliability PCBs or provide insulation resistance, as well as protection against contamination and degradation by moisture.

#### Rominsmonte-

- Complete coating over components and solder joints
- Thisotrapic material which will not flow under the packages or fill voids, otherwise will introduce stress on solder londs on expansion.
- Compatibility and possess excellent adhesion with PCB material/components.
  - silicones ara recommended where permissible in application.



# Nomenclature Revisions and Obsolescence Cross Reference Guide

The Data Transmission Products Nomenclature Revision and Obsolescence Cross Reference Guide is provided as an aid in identifying part numbers of products that have been revised or obsoleted.

The Nomenclature Table provides a list of old device designations vs new device designations for devices that have been revised or encountered name changes along with a respective comment.

The Obsolescence Cross Reference Guide provides a list of parts that have been discontinued recently. This includes device types, temperature grades, and or package options. Whenever possible a cross reference to a similar part is provided.

Before replacing a specific part, it is recommended to compare electrical, functional, and mechanical specifications as interchangeability for all applications is not guaranteed.

## **Nomenclature Revisions**

Old Device Designation	New Device Designation	Comments
DS26C31C	DS26C31T	ESD Enhancement
DS26C32C	DS26C32AT	Name Change
DS26C32AC	DS26C32AT	ESD Enhancement
DS34C86	DS34C86T	ESD Enhancement
DS34C87	DS34C87T	ESD Enhancement
DS75176A	DS75176B	Name Change
DS75176AT	DS75176BT	Name Change
DS96F172	DS96F172C/M	Temp. Range Suffix Added
DS96F173	DS96F173C/M	Temp. Range Suffix Added
DS96F174	DS96F174C/M	Temp. Range Suffix Added
DS96F175	DS96F175C/M	Temp. Range Suffix Added

NSID	solete Similar SID Device		Comments
DS1650	Device		
DS3587	DS35F87	menerT s	Different Process
DS3696AT		iro Roviel	
DS3696AT	DS3696T	Anti anoni	DIP Package Only
DS55108	DS75108	HON BEON	Com. Temp. Range Only
DS55121	DS75121		Com. Temp. Range Only
DS75125			
buloni a DS75127 e heuninocelo	The Obsolescence Ord parts that have been		The Date Transmission Products Num and Obsolescence Cross Reference Gu
noigo e DS75128 ans seberg e u	device types, temperal		in aid in identifying part numbers of p
DS8924	Whenever possible a provided.	aloch achad bla b	reen revised or obsoleted.  The Nomenclature Table provides a list o
of beiDS8921Tm ai ii haq oilio	eque o prioriq DS8921AT		Enhanced AC Specs. On av another
DS96F177	DS96177	a miw gnote segni	seen revised or encountered name one espective comment.
DS96F178			
			Nomenclature Revisions
Comments		New David	Old Device Designation
ESD Enhancement		DS26CS1T	DS26091C
Name Change		DS26C32AT	DS26C32C
ESD Enhancement		DS28G32AT	
ESD Enhancement			
ESD Enhancement			
Name Change		09751769	DS75176A
			DS75176AT
Temp. Range Suffix Added			
Temp. Range Suffix Added			DS96F173
Temp. Range Suffix Added	MX	DS88F174C	DS96F174
Temp. Range Suffix Added		DS96F175C	DS96F175



## Exercising each device over marginal and parameters in a second serious and parameters and parameters and second serious ser

A+ Program: A comprehensive program that utilizes National's experience gained from participation in the many Military/Aerospace programs.

all National products pass.

A program that not only assures high quality but also increases the reliability of molded integrated circuits.

The A+ program is intended for users who need better than usual incoming quality and higher reliability levels for their standard integrated circuits.

Users who specify A+ processed parts will find that the program:

- Eliminates incoming electrical inspection.
- Eliminates the need for, and thus the added cost of, independent testing laboratories.
- · Reduces the cost of reworking assembled boards.
- Reduces field failures. To redmun ent accuber
- Reduces equipment down time.adr estate up of
- Reduces the need for excess inventories due to yield loss incurred as a result of processing performed at independent testing laboratories.

#### The A+ Program Saves You Money

It is a widely accepted fact that down-time of equipment is costly not only in lost hours of machine usage but also costly in the repair and maintenance cycle. One of the added advantages of the A+ program is the burn-in screen, which is one of the most effective screening procedures in the semiconductor industry. Failure rates as a result of the burn-in can be decreased many times. The objective of burn-in is to stress the device much higher than it would be stressed during normal usage.

## Reliability vs. Quality

The words "reliability" and "quality" are often used interchangeably, as though they connote identical facets of a product's merit. But reliability and quality are different, and IC users must understand the essential difference between the two concepts in order to evaluate properly the various vendors' programs for products improvement that are generally available, and National's A+ program in particular.

The concept of quality gives us information about the population of faulty IC devices among good devices, and generally relates to the number of faulty devices that arrive at a user's plant. But looked at in another way, quality can instead relate to the number of faulty ICs that escape detection at the IC vendor's plant.

It is the function of a vendor's Quality Control arm to monitor the degree of success of that vendor in reducing the number of faulty ICs that escape detection. Quality Control does this by testing the outgoing parts on a sampled basis. The Acceptable Quality level (AQL) in turn determines the stringency of the sampling. As the AQL decreases it becomes more difficult for defective parts to escape detection, thus the quality of the shipped parts increases.

The concept of reliability, on the other hand, refers to how well a part that is initially good will withstand its environment. Reliability is measured by the percentage of parts that fail in a given period of time.

National's A + Program (Continued)

Thus the difference between quality and reliability means the ICs of high quality may, in fact be of low reliability, while those of low quality may be of high reliability.

## Improving the Reliability of Shipped Parts

The most important factor that affects a part's reliability is its construction; the materials used and the method by which they are assembled.

Reliability cannot be tested into a part. Still, there are tests and procedures that an IC vendor can implement which will subject the IC to stresses in excess of those that it will endure in actual use, and which will eliminate marginal, short-life parts.

In any test of reliability the weaker parts will normally fail first. Further, stress tests will accelerate, or shorten, the time of failure of the weak parts. Because the stress tests cause weak parts to fail prior to shipment to the user, the population of shipped parts will in fact demonstrate a higher reliability in use.

## National's A+ Program d IIA (0°221+ 18 autor

National provides the A+ program as the best practical approach to maximum quality and reliability on molded devices. The following flow chart shows how we do it step by step.

# Image: Control of the control of the

#### SEM

Randomly selected wafers are taken from production regularly and subjected to SEM analysis.



## **Epoxy B Processing for All Molded Parts**

At National, all molded semiconductors, including ICs, have been built by this process for some time now. All processing steps, inspections, and QC monitoring are designed to provide highly reliable products. (A reliability report is available that gives, in detail, the background of Epoxy B, the reason for its selection at National, and reliability data that proves its success.)



## Six Hour, 150°C Bake


This stress places the die bond and all wire bonds into a combined tensile and shear stress mode, and helps eliminate marginal bonds and electrical connections.




All dimensions are in inches (millimeters)

E20A (REV D)


## 20 Lead Ceramic Leadless Chip Carrier, Type C NS Package Number E20A




## 8 Lead Ceramic Dual-in-Line Package NS Package Number J08A




## 14 Lead Ceramic Dual-in-Line Package NS Package Number J14A




## 16 Lead Ceramic Dual-in-Line Package NS Package Number J16A





## 8 Lead (0.150" Wide) Molded Small Outline Package, JEDEC "031.0) best 31 NS Package Number M08A







## 14 Lead (0.150" Wide) Molded Small Outline Package, JEDEC NS Package Number M14A






## 16 Lead (0.300" Wide) Molded Small Outline Package, JEDEC NS Package Number M16B







## 24 Lead (0.300" Wide) Molded Small Outline Package, JEDEC NS Package Number M24B




## 28 Lead (0.300" Wide) Molded Small Outline Package, JEDEC 1008.0) beed 02 NS Package Number M28B





## 48 Lead (0.300" Wide) Molded Shrink Small Outline Package, JEDEC NS Package Number MS48A




0.025 [0.64] TYP 0.008 - 0.016 [0.21 - 0.40] TYP - D -

00 - 80 TYP


□ 0.004[0.10]


MS48A (REV A)


## 28 Lead Molded Shrink Small Outline Package, EIAJ, Type II \*\*008.0) best 41 NS Package Number MSA28





## 8 Lead (0.300" Wide) Molded Dual-in-Line Package NS Package Number N08E













## 20 Lead (0.300" Wide) Molded Dual-in-Line Package NS Package Number N20A




## 24 Lead (0.600" Wide) Molded Dual-in-Line Package (shiW "000.0) bas 1 at NS Package Number N24A




N24A (REV

## 24 Lead (0.300" Wide) Molded Dual-in-Line Package NS Package Number N24D





N24D (REV 0)

## 40 Lead (0.600" Wide) Molded Dual-in-Line Package Mask below best AAN NS Package Number N40A





## 20 Lead Molded Plastic Leaded Chip Carrier NS Package Number V20A






## 







## 100 Lead Molded Plastic Quad Flat Package, EIAJ NS Package Number VF100B




## 100 Lead (14mm x 20mm) Molded Plastic Quad Flat Package, EIAJ ) band AA NS Package Number VLJ100A AAARD redmuk spanning 2M







## 14 Lead Cerpack NS Package Number W14B




## 16 Lead Cerpack NS Package Number W16A




14 Lead Cerpack NS Package Number W14B



16 Lead Cerpack NS Package Number W16A





## Bookshelf of Technical Support Information See a part of the See and See a see a part of the See and See a see a part of the See and See a part of the See and See a part of the See and See a

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature. 100K ECL LOGIC DATABOON & DESIGN GUIDE--1992

This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and Design Guide . Circuit Basics . Logic Design . Transmission Line Concepts . System Consideradord chae for stretch control control.

For datasheets on new products and devices still in production but not found in a databook, please contact the National Semiconductor Customer Support Center at 1-800-272-9959.

We are interested in your comments on our technical literature and your suggestions for improvement. FACTIM ADVANCED CMOS LOGIC DATABOOK-1998

Please send them to:

Technical Communications Dept. M/S 16-300\*\* Secription and Veveloristics Patings, Specifications and Family Characteristics Patings, Specifications and Veveloristics Patings (Specification) and Pati Design Considerations \* 54AC/74ACXXX \* 54ACT/74ACTXXX \* Quiet Series: 54ACC 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 FAST® ADVANCED SCHOTTICY TTL LOGIC DATABOOK

## ADVANCED BICMOS LOGIC (ABTC, IBF, BCT) DATABOOK—1993

ABTC/BCT Description and Family Characteristics • ABTC/BCT Ratings, Specifications and Waveforms ABTC Applications and Design Considerations • Quality and Reliability • Integrated Bus Function (IBF) Introduction 54/74ABT3283 Synchronous Datapath Multiplexer • 74FR900/25900 9-Bit 3-Port Latchable Datapath Multiplexer 54/74ACTQ3283 32-Bit Latchable Transceiver with Parity Generator/Checker and Byte Multiplexing common applications of the common statement of the comm Coerators \* FIFOs \* Counters \* TTL Small Scale Integration \* Line Driving and System Design XXXT048F \* XXXXT04AF745

## ALS/AS LOGIC DATABOOK—1990

Introduction to Advanced Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky

## ASIC DESIGN MANUAL/GATE ARRAYS & STANDARD CELLS—1987

SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging

## CMOS LOGIC DATABOOK—1988

CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes • MM54HC/MM74HC MM54HCT/MM74HCT • CD4XXX • MM54CXXX/MM74CXXX • Surface Mount

## CLOCK GENERATION AND SUPPORT (CGS) DESIGN DATABOOK-1994

included for: Low Voltage Logic (LVQ), Linear, EPROM, EEPROM, SRAM, Interiace, ASIC, Embedded Controllers, Real Time

Low Skew Clock Buffers/Drivers • Video Clock Generators • Low Skew PLL Clock Generators Crystal Clock Generators

## DATA ACQUISITION DATABOOK-1993 mont allumin bridge line shiftinners died grieu and

Data Acquisition Systems • Analog-to-Digital Converters • Digital-to-Analog Converters • Voltage References Temperature Sensors • Active Filters • Analog Switches/Multiplexers • Surface Mount

## DATA ACQUISITION DATABOOK SUPPLEMENT—1992

New devices released since the printing of the 1989 Data Acquisition Linear Devices Databook.

## DISCRETE SEMICONDUCTOR PRODUCTS DATABOOK—1989

Selection Guide and Cross Reference Guides • Diodes • Bipolar NPN Transistors Bipolar PNP Transistors • JFET Transistors • Surface Mount Products • Pro-Electron Series Consumer Series • Power Components • Transistor Datasheets • Process Characteristics Ethernet Repeater Interface Controller

## DRAM MANAGEMENT HANDBOOK—1993

Dynamic Memory Control • CPU Specific System Solutions • Error Detection and Correction Microprocessor Applications This databook contains information on National's excanding portfolio of low and extended voltage product

## FDDI DATABOOK—1991

FDDI Overview • DP83200 FDDI Chip Set • Development Support • Application Notes and System Briefs

## F100K ECL LOGIC DATABOOK & DESIGN GUIDE-1992

Family Overview • 300 Series (Low-Power) Datasheets • 100 Series Datasheets • 11C Datasheets

Design Guide • Circuit Basics • Logic Design • Transmission Line Concepts • System Considerations

Power Distribution and Thermal Considerations • Testing Techniques • 300 Series Package Qualification

Quality Assurance and Reliability • Application Notes

## FACT™ ADVANCED CMOS LOGIC DATABOOK—1993

Description and Family Characteristics • Ratings, Specifications and Waveforms
Design Considerations • 54AC/74ACXXX • 54ACT/74ACTXXX • Quiet Series: 54ACQ/74ACQXXX
Quiet Series: 54ACTQ/74ACTQXXX • 54FCT/74FCTXXX • FCTA: 54FCTXXXA/74FCTXXXA/B

## FAST® ADVANCED SCHOTTKY TTL LOGIC DATABOOK—1990

Circuit Characteristics • Ratings, Specifications and Waveforms • Design Considerations • 54F/74FXXX

## **FAST® APPLICATIONS HANDBOOK—1990**

Reprint of 1987 Fairchild FAST Applications Handbook

Contains application information on the FAST family: Introduction • Multiplexers • Decoders • Encoders • Encoders • Counters • TTL Small Scale Integration • Line Driving and System Design

FAST Characteristics and Testing • Packaging Characteristics

## HIGH-PERFORMANCE BUS INTERFACE DESIGNER'S GUIDE-1992

Futurebus + /BTL Devices • BTL Transceiver Application Notes • Futurebus + Application Notes High Performance TTL Bus Drivers • PI-Bus • Futurebus + /BTL Reference

## IBM DATA COMMUNICATIONS HANDBOOK—1992

IBM Data Communications . Application Notes

## INTERFACE: DATA TRANSMISSION DATABOOK-1994

TIA/EIA-232 (RS-232) • TIA/EIA-422/423 • TIA/EIA-485 • Line Drivers • Receivers • Repeaters Transceivers • Low Voltage Differential Signaling • Special Interface • Application Notes

## LINEAR APPLICATIONS HANDBOOK-1994

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.

Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

## LINEAR APPLICATION SPECIFIC IC's DATABOOK-1993

Audio Circuits • Radio Circuits • Video Circuits • Display Drivers • Clock Drivers • Frequency Synthesis Special Automotive • Special Functions • Surface Mount

## LOCAL AREA NETWORKS DATABOOK-1993 SECOND EDITION

Integrated Ethernet Network Interface Controller Products • Ethernet Physical Layer Transceivers Ethernet Repeater Interface Controller Products • Token-Ring Interface Controller (TROPIC) Hardware and Software Support Products • FDDI Products • Glossary and Acronyms

## LOW VOLTAGE DATABOOK—1992

This databook contains information on National's expanding portfolio of low and extended voltage products. Product datasheets included for: Low Voltage Logic (LVQ), Linear, EPROM, EEPROM, SRAM, Interface, ASIC, Embedded Controllers, Real Time Clocks, and Clock Generation and Support (CGS).

## MASS STORAGE HANDBOOK-1989

Rigid Disk Pulse Detectors • Rigid Disk Data Separators/Synchronizers and ENDECs
Rigid Disk Data Controller • SCSI Bus Interface Circuits • Floppy Disk Controllers • Disk Drive Interface Circuits
Rigid Disk Preamplifiers and Servo Control Circuits • Rigid Disk Microcontroller Circuits • Disk Interface Design Guide

## **MEMORY DATABOOK—1992**

CMOS EPROMs • CMOS EEPROMs • PROMs • Application Notes

## **MEMORY APPLICATION HANDBOOK—1993**

## **OPERATIONAL AMPLIFIERS DATABOOK—1993**

Operational Amplifiers • Buffers • Voltage Comparators • Instrumentation Amplifiers • Surface Mount

## PACKAGING DATABOOK—1993

Introduction to Packaging • Hermetic Packages • Plastic Packages • Advanced Packaging Technology Package Reliability Considerations • Packing Considerations • Surface Mount Considerations

## POWER IC's DATABOOK-1993

Linear Voltage Regulators • Low Dropout Voltage Regulators • Switching Voltage Regulators • Motion Control Peripheral Drivers • High Current Switches • Surface Mount

## PROGRAMMABLE LOGIC DEVICE DATABOOK AND DESIGN GUIDE—1993

Product Line Overview • Datasheets • Design Guide: Designing with PLDs • PLD Design Methodology PLD Design Development Tools • Fabrication of Programmable Logic • Application Examples

## **REAL TIME CLOCK HANDBOOK—1993**

3-Volt Low Voltage Real Time Clocks • Real Time Clocks and Timer Clock Peripherals • Application Notes

## **RELIABILITY HANDBOOK—1987**

Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510
The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices
Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization
Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device
European Reliability Programs • Reliability and the Cost of Semiconductor Ownership
Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program
883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products
Radiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and Packaging
Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms
Bibliography • MIL-M-38510 and DESC Drawing Cross Listing

## SCAN™ DATABOOK—1993

Evolution of IEEE 1149.1 Standard • SCAN Buffers • System Test Products • Other IEEE 1149.1 Devices

## **TELECOMMUNICATIONS—1992**

COMBO and SLIC Devices • ISDN • Digital Loop Devices • Analog Telephone Components • Software Application Notes

## VHC/VHCT ADVANCED CMOS LOGIC DATABOOK—1993

This databook introduces National's Very High Speed CMOS (VHC) and Very High Speed TTL Compatible CMOS (VHCT) designs. The databook includes Description and Family Characteristics • Ratings, Specifications and Waveforms Design Considerations and Product Datasheets. The topics discussed are the advantages of VHC/VHCT AC Performance, Low Noise Characteristics and Improved Interface Capabilities.

## MASS STORAGE HANDBOOK-1989

Rigid Disk Pulse Datectors • Rigid Disk Data Separators/Synchronizers and ENDECs

Rigid Disk Data Controller • SCSI Bus Interface Circuits • Floppy Disk Controllers • Disk Drive Interface Circuits

Rigid Disk Preamplifiers and Serve Control Circuits • Rigid Disk Microcontroller Circuits • Disk Interface Design Guide

## MEMORY DATABOOK-1992

CMOS EPROMs · CMOS EEPROMs · PROMs · Application Notes

## MEMORY APPLICATION HANDBOOK-1993

## OPERATIONAL AMPLIFIERS DATABOOK-1993

Operational Amplifiers \* Buffers \* Voltage Comparators \* Instrumentation Amplifiers \* Surface Mount

## PACKAGING DATABOOK-1993

Introduction to Packaging 

Hermetic Packages 

Packages 

Advanced Packaging Technology
Package Reliability Considerations 

Package Reliability Considerations 

Package Reliability Considerations

## POWER IC'S DATABOOK-1993

Linear Voltage Regulators • Low Dropout Voltage Regulators • Switching Voltage Regulators • Motion Control
Parioheral Drivers • High Current Switches • Surface Mount

## PROGRAMMABLE LOGIC DEVICE DATABOOK AND DESIGN GUIDE-1993

Product Line Overview \* Datasheets \* Design Guide: Designing with PLDs \* PLD Design Methodology PLD Design Development Tools \* Februarion of Programmable Logic \* Application Exemples

## REAL TIME CLOCK HANDBOOK-1993

3-Volt Low Voltage Real Time Clocks \* Real Time Clocks and Timer Clock Peripherals \* Application Notes

## RELIABILITY HANDBOOK-1987

Reliability and the Die • Internal Construction • Finished Package • MiL-STD-883 • MiL-M-38510
The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSiC Devices
Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization
Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device
European Feliability Programs • Reliability and the Coat of Semiconductor Ownership
Reliability Testing at National Semiconductor • The Total Milliary/Aerospace Standardization Program
Reliability Testing at National Semiconductor • The Total Milliary/Aerospace Standardization Program
Reliability Testing at National Semiconductor • Semiconductor • Mill-M-38510 Class B Products
Reniation Hardened Technology • Water Fabrication • Semiconductor Assembly and Packaging
Semiconductor Packages • Glossary of Tems • Key Government Agencies • AN/ Numbers and Acronyms
Eibliography • Mill-M-38510 and DESC Drawing Cross Listing

#### SCANIM DATABOOK--1993

Evolution of IEEE 1149.1 Standard • SCAN Buffers • System Test Products • Other IEEE 1149.1 Devices

#### TELECOMMUNICATIONS 1909

COMBO and SLIC Devices \* ISDN \* Digital Loop Devices \* Analog Telephone Components \* Software Analog Telephone Components \* Software

## VHC/VHCT ADVANCED CMOS LOGIC DATABOOK-1993

This databook introduces National's Very High Speed CMOS (VHC) and Very High Speed TTL Compatible CMOS (VHCT) designs. The databook includes Description and Family Characteristics • Ratings, Specifications and Waveforms

Design Considerations and Product Datasheets. The topics discussed are the advantages of VHC/VHCT AC Performance. Low Noise Characteristics and Improved Interface Capabilities.